tangxifan
|
87f2822ef8
|
[core] working on logical and physical children
|
2023-08-02 19:46:27 -07:00 |
|
tangxifan
|
c05f12ac11
|
[core] sync up logical-to-physical configurable child mapping after physical memory build-up
|
2023-08-02 12:24:16 -07:00 |
|
tangxifan
|
470ab84489
|
[core] developing group config block support for routing module
|
2023-08-01 22:57:22 -07:00 |
|
tangxifan
|
53050b94ab
|
[core] developing memory group modules in grid modules
|
2023-08-01 17:50:03 -07:00 |
chungshien
|
eed96b395e
|
Misc - update comment + remove code that not being used
|
2023-08-01 07:33:17 -07:00 |
|
tangxifan
|
23643f3fb1
|
[core] developing the physical memory block builder
|
2023-07-31 22:57:26 -07:00 |
|
tangxifan
|
2d2b8f67aa
|
[core] adding new option '--group_config_block' to command 'build_fabric'
|
2023-07-31 17:32:48 -07:00 |
chungshien
|
c1b5ca0941
|
Merge branch 'master' into openfpga-issue-1256
|
2023-07-31 01:18:10 -07:00 |
|
cschai
|
aae037bf77
|
Address comment
|
2023-07-30 02:18:48 -07:00 |
|
cschai
|
838cf0d818
|
Address comment
|
2023-07-30 01:14:11 -07:00 |
|
cschai
|
56d76741d5
|
Address comment
|
2023-07-30 00:39:16 -07:00 |
|
cschai
|
63459218e5
|
Address comment
|
2023-07-30 00:24:40 -07:00 |
|
tangxifan
|
beaa687a20
|
[core] fixed bugs on supporting heterogeneous blocks in tile modules
|
2023-07-27 20:29:18 -07:00 |
|
tangxifan
|
c2066cc63c
|
[core] fixed a bug where pb/cb/sb instance name is not assigned correctly in bitstream manager under tile modules
|
2023-07-27 13:33:23 -07:00 |
|
tangxifan
|
156cb800aa
|
[core] fixed a critical bug which causes wrong connections in tile modules
|
2023-07-27 12:22:16 -07:00 |
|
tangxifan
|
dd486f5ccb
|
[core] fixed a bug on checking if cb is in a tile
|
2023-07-27 11:14:05 -07:00 |
|
tangxifan
|
cfec6c88f1
|
[core] fixed a bug in cb instance naming
|
2023-07-27 10:59:46 -07:00 |
|
tangxifan
|
be0715a81c
|
[core] fixed a bug on cb instance name. Spot some bug in port naming for tile modules
|
2023-07-27 10:42:56 -07:00 |
|
tangxifan
|
97219fd825
|
[core] add more verbose to help debug failed test cases
|
2023-07-26 23:26:11 -07:00 |
|
tangxifan
|
19ed9ea669
|
Merge branch 'master' into openfpga-issue-1256
|
2023-07-26 10:32:30 -07:00 |
|
tangxifan
|
f5e8f175fb
|
[core] fixed a bug which causes flow failures when group_tile is not enabled
|
2023-07-25 21:27:58 -07:00 |
|
tangxifan
|
83428a209e
|
[core] fixed a bug on io indexing which causes tile-based test cases failed in dv
|
2023-07-25 16:03:50 -07:00 |
|
tangxifan
|
de6956530f
|
[core] disable pnr sdc for tile-based fabric
|
2023-07-25 15:38:41 -07:00 |
|
tangxifan
|
6ecbbb3a94
|
[core] fixed a bug in fabric bitgen due to tile modules
|
2023-07-25 14:49:12 -07:00 |
|
tangxifan
|
95a32628ab
|
[core] fixed the bug in arch bitgen due to the tile modules
|
2023-07-25 14:15:15 -07:00 |
|
tangxifan
|
64698443c9
|
[core] fixed a bug on io location map for tile modules
|
2023-07-24 22:11:57 -07:00 |
|
tangxifan
|
2105abdbca
|
[core] fixed a bug
|
2023-07-24 21:26:29 -07:00 |
|
tangxifan
|
e7d714b94d
|
[core] fixed a bug on the tile module port addition: some grid output was not pulled out
|
2023-07-24 21:21:25 -07:00 |
|
tangxifan
|
b8d080b08e
|
[core] fixed a bug where undriven cb ports are not connected to tile
|
2023-07-24 20:40:25 -07:00 |
|
tangxifan
|
3745897ff6
|
[core] fixed a few bugs
|
2023-07-24 16:10:29 -07:00 |
|
tangxifan
|
48b0ba8b78
|
[core] format
|
2023-07-24 15:00:26 -07:00 |
|
tangxifan
|
4294914987
|
[core] fixed compiler warnings
|
2023-07-24 14:59:43 -07:00 |
|
tangxifan
|
812473ef04
|
[core] fixed the bug on io location map for tiled top module
|
2023-07-24 14:50:39 -07:00 |
|
tangxifan
|
da36b735c6
|
[core] syntax
|
2023-07-24 12:13:45 -07:00 |
|
tangxifan
|
f031148959
|
[core] syntax
|
2023-07-23 22:39:36 -07:00 |
|
tangxifan
|
f551188d0f
|
[core] developed tile directs to support tile modules
|
2023-07-23 21:45:45 -07:00 |
|
tangxifan
|
14666f3ae5
|
[core] sync
|
2023-07-23 20:45:59 -07:00 |
|
tangxifan
|
0b3b7b5472
|
[core] hotfix
|
2023-07-23 13:39:06 -07:00 |
|
tangxifan
|
1ee7448070
|
[core] supporting tile annotation (for global port) in tile modules
|
2023-07-23 13:38:16 -07:00 |
|
tangxifan
|
399259ea1d
|
[core] adding prog clock arch support for tile modules
|
2023-07-23 13:11:13 -07:00 |
|
tangxifan
|
0f3f4b0d81
|
[core] now tile module use unique port name (for heterogeneous blocks)
|
2023-07-22 23:55:54 -07:00 |
|
tangxifan
|
003d9515ff
|
[core] developing tile-based top module builder
|
2023-07-22 17:13:30 -07:00 |
|
tangxifan
|
93c5a68592
|
[core] developing top-level nets for tiles
|
2023-07-21 23:21:53 -07:00 |
|
Chung Shien Chai
|
6c03819c5f
|
100% limited new flow for flatten bl/wl protocol
|
2023-07-21 03:14:26 -07:00 |
|
tangxifan
|
fcf308fcd6
|
[core] developing inter-tile connections for top module
|
2023-07-20 23:00:35 -07:00 |
|
Chung Shien Chai
|
39934f9d16
|
Address issue 1256
|
2023-07-20 22:34:18 -07:00 |
|
tangxifan
|
b70f7fb1b6
|
[core] now option conflicts in command 'build_fabric' can error out
|
2023-07-20 21:22:07 -07:00 |
|
tangxifan
|
6b92299e39
|
[core] start working on the net build-up for tile instances under the top-level module
|
2023-07-20 17:38:13 -07:00 |
|
tangxifan
|
88c5d122ca
|
[core] syntax
|
2023-07-20 17:12:10 -07:00 |
|
tangxifan
|
db179ec4bb
|
[core] split tile instance builder and the classic fine-grained builder
|
2023-07-20 17:07:07 -07:00 |
|
tangxifan
|
ef214f4590
|
[core] code format
|
2023-07-20 17:00:29 -07:00 |
|
tangxifan
|
6458580e3e
|
[core] move child instance builder to a separated source file as these codes are expanding in size
|
2023-07-20 16:59:39 -07:00 |
|
tangxifan
|
bd265334b5
|
[core] added tile instances to top module builder
|
2023-07-19 23:26:55 -07:00 |
|
tangxifan
|
a06b9a0f48
|
[core] now start to develop the tile instances under the top module
|
2023-07-19 22:22:07 -07:00 |
|
tangxifan
|
2e69eebea0
|
[core] now tile module builder is working
|
2023-07-19 17:23:44 -07:00 |
|
tangxifan
|
0d03d7b483
|
[core] now fabric tile cache both grid and gsb coord for pb
|
2023-07-19 17:20:53 -07:00 |
|
tangxifan
|
778d03610c
|
[core] debugging
|
2023-07-19 15:27:05 -07:00 |
|
tangxifan
|
001b3b3f8b
|
[core] debugging
|
2023-07-19 14:38:07 -07:00 |
|
tangxifan
|
d03fa92ddf
|
[core] debugging
|
2023-07-19 12:49:35 -07:00 |
|
tangxifan
|
48e207d3e4
|
[core] debugging
|
2023-07-19 12:22:57 -07:00 |
|
tangxifan
|
6607bb7e48
|
[core] now fpga verilog supports tile modules
|
2023-07-18 22:35:22 -07:00 |
|
tangxifan
|
5ae146bd86
|
[core] finish up tile module builder
|
2023-07-18 21:17:40 -07:00 |
|
tangxifan
|
0dcec9d8e5
|
[core] finishing up tile module builder
|
2023-07-18 17:56:27 -07:00 |
|
tangxifan
|
403ed4ea60
|
[core] still developing tile module port and net builder
|
2023-07-18 16:03:47 -07:00 |
|
tangxifan
|
aabcc25567
|
[core] developing tile module port and net builder
|
2023-07-17 23:06:55 -07:00 |
|
tangxifan
|
ba4b7e3522
|
[core] developing tile module builder
|
2023-07-16 15:18:09 -07:00 |
|
tangxifan
|
98c598cec2
|
[core] unique tile identifier done
|
2023-07-15 22:54:33 -07:00 |
|
tangxifan
|
ea8d128789
|
[core] syntax
|
2023-07-15 20:29:21 -07:00 |
|
tangxifan
|
c2ef5ca408
|
[core] developing top-left style tile info
|
2023-07-14 22:48:44 -07:00 |
|
tangxifan
|
091ac88c7e
|
[lib] code format
|
2023-07-14 12:16:40 -07:00 |
|
tangxifan
|
3bc959dcec
|
[lib] create tile config lib and start integration to core
|
2023-07-14 12:13:31 -07:00 |
|
tangxifan
|
c58035dbd4
|
[core] start developing option --group_tile for build_fabric
|
2023-07-14 11:01:04 -07:00 |
|
tangxifan
|
3de4d3fc09
|
[core] add a new command 'write_fabric_key' and now writer supports module-level keys
|
2023-07-08 18:12:51 -07:00 |
|
tangxifan
|
433391eec4
|
[core] move new functions to a separated source file
|
2023-07-07 15:03:03 -07:00 |
|
tangxifan
|
d3aa4c53d0
|
[core] now support rebuild configuarable children for ccff submodules
|
2023-07-07 14:51:21 -07:00 |
|
tangxifan
|
a1b13b8e12
|
[core] overload submodule configurable children from fabric key
|
2023-07-06 22:47:57 -07:00 |
|
tangxifan
|
d3109ee88b
|
[core] developing configurable children reloading from fabric key
|
2023-07-06 21:53:22 -07:00 |
|
tangxifan
|
ddfb0c4afd
|
[core] now mock fpga top supports fpga core wrapper
|
2023-06-26 15:06:11 -07:00 |
|
tangxifan
|
83fa6a421e
|
[core] code format
|
2023-06-26 10:06:17 -07:00 |
|
tangxifan
|
70f40cd21a
|
[core] fixing bugs in the preconfig module when supporting dut module of fpga_core
|
2023-06-26 10:03:19 -07:00 |
|
tangxifan
|
919d6d8608
|
[test] added more testcases to validate the dut module option; fixing bugs on preconfigured testbenches
|
2023-06-25 22:49:51 -07:00 |
|
tangxifan
|
205881d0e7
|
[core] fixed the bug when using fpga_core instead of fpga_top
|
2023-06-25 18:03:15 -07:00 |
|
tangxifan
|
150653287d
|
[core] supporting io naming for verilog testbench generators
|
2023-06-25 15:29:27 -07:00 |
|
tangxifan
|
987a562e0f
|
[core] fixed the bug when checking mapping status of fpga core ports
|
2023-06-23 17:21:52 -07:00 |
|
tangxifan
|
463332c77a
|
[core] code complete for adding nets between top and core module
|
2023-06-23 13:21:25 -07:00 |
|
tangxifan
|
b30148f8fb
|
[core] apply more sanity checks on top module port
|
2023-06-23 12:37:46 -07:00 |
|
tangxifan
|
2484150ab6
|
[core] working on port addition to top module
|
2023-06-23 12:21:47 -07:00 |
|
tangxifan
|
8bd9ae02fd
|
[core] io name map now supports dummy port direction
|
2023-06-23 11:09:33 -07:00 |
|
tangxifan
|
7961223eac
|
[core] enabling io naming rules in fabric builder
|
2023-06-22 22:18:09 -07:00 |
|
tangxifan
|
61544af2b4
|
[core] start adding new options
|
2023-06-21 14:01:00 -07:00 |
|
tangxifan
|
b2d1d1b6bd
|
[core] fixed a bug on fpga bitstream when supporting fpga_core
|
2023-06-19 14:40:38 -07:00 |
|
tangxifan
|
299b42873d
|
[core] fix no warning build
|
2023-06-19 13:01:43 -07:00 |
|
tangxifan
|
a4f26798b0
|
[core] fixed the bug which causes wrong fpga top connections and failed in fpga sdc
|
2023-06-19 11:59:48 -07:00 |
|
tangxifan
|
63ee0c980e
|
[core] fixed some bugs
|
2023-06-18 22:12:54 -07:00 |
|
tangxifan
|
d9499f2b40
|
[core] now fpga bitstream supports the wrapper module
|
2023-06-18 21:58:36 -07:00 |
|
tangxifan
|
bdda695cc0
|
[core] format
|
2023-06-18 21:18:35 -07:00 |
|
tangxifan
|
cef573529d
|
[core] now fpga verilog can output fpga core netlist
|
2023-06-18 21:17:50 -07:00 |
|
tangxifan
|
c7ade72200
|
[core] code complete for the core wrapper creator. Start debugging
|
2023-06-18 19:17:42 -07:00 |
|
tangxifan
|
8bc70b590a
|
[core] developing fpga_core insertion
|
2023-06-17 23:42:45 -07:00 |
|
tangxifan
|
ee59bdb675
|
[core] code format
|
2023-06-07 18:55:34 -07:00 |
|
tangxifan
|
327f7f4dab
|
[core] now adapt to latest API of DeviceGrid
|
2023-06-07 18:54:48 -07:00 |
|
tangxifan
|
b6c90eb99a
|
[core] fixed several bugs which causes bgf and pcf support in mock wrapper failed
|
2023-05-27 12:13:16 -07:00 |
|
tangxifan
|
e1feebc96d
|
[core] fixing bugs on pcf and bgf support for mock efpga wrapper
|
2023-05-26 21:54:08 -07:00 |
|
tangxifan
|
0abc5af1a9
|
[core] fixed the bug supporting global nets
|
2023-05-26 20:44:04 -07:00 |
|
tangxifan
|
a9e5e1af89
|
[core] now fabric netlist include mock wrapper
|
2023-05-26 18:49:57 -07:00 |
|
tangxifan
|
788b1495dd
|
[core] split a big function to 4 sub functions so that we can efficiently reuse for mock wrapper
|
2023-05-26 17:31:07 -07:00 |
|
tangxifan
|
f7afbfa0bd
|
[core] fixed some bugs
|
2023-05-26 12:26:30 -07:00 |
|
tangxifan
|
e9848c5728
|
[core] typo
|
2023-05-26 10:24:21 -07:00 |
|
tangxifan
|
45e25e4152
|
[core] hooking up API with command
|
2023-05-25 19:50:39 -07:00 |
|
tangxifan
|
affe5c5d1e
|
[core] developing mock wrapper generator
|
2023-05-25 18:50:47 -07:00 |
|
tangxifan
|
ab263aa5b1
|
[core] code format
|
2023-05-25 15:02:03 -07:00 |
|
tangxifan
|
8d7429fc2b
|
[core] adding the new command 'write_mock_fpga_wrapper'
|
2023-05-25 12:58:12 -07:00 |
|
tangxifan
|
dab89322b3
|
[core] fixed the bug in I/O location map build-up when supporting subtiles
|
2023-05-04 09:51:05 +08:00 |
|
tangxifan
|
cb0e6b9e17
|
[core] fixed a critical bug
|
2023-05-03 21:46:35 +08:00 |
|
tangxifan
|
6c48c57421
|
[core] fixed some bugs in the subtile support
|
2023-05-03 21:23:52 +08:00 |
|
tangxifan
|
7bedc965ac
|
[core] supporting subtile
|
2023-05-03 17:30:58 +08:00 |
|
tangxifan
|
18b078d1d5
|
[core] fixed bugs which cause ci failed
|
2023-04-24 21:20:07 +08:00 |
|
tangxifan
|
e11e4dc3f4
|
[core] comment on current limitations
|
2023-04-24 14:59:43 +08:00 |
|
tangxifan
|
d9af8dd722
|
[core] did some dirty fix but now dv should pass. Not sure why usig a shorter bitstream does not work
|
2023-04-24 14:50:42 +08:00 |
|
tangxifan
|
679c6e9b43
|
[core] debugging
|
2023-04-24 14:05:51 +08:00 |
|
tangxifan
|
3c6a4d34d8
|
[core] code format
|
2023-04-24 13:36:59 +08:00 |
|
tangxifan
|
715765d81b
|
[core] code complete for top testbench generator on ccffv2 upgrades
|
2023-04-24 13:34:44 +08:00 |
|
tangxifan
|
667d9df028
|
[core] developing testbench generator for ccff v2
|
2023-04-24 11:36:21 +08:00 |
|
tangxifan
|
1ba3c56cf3
|
[core] code format
|
2023-04-23 16:49:19 +08:00 |
|
tangxifan
|
ba90f5020b
|
[core] fixed some bugs which cause netlist generation failed
|
2023-04-23 16:48:14 +08:00 |
|
tangxifan
|
28b7a12f68
|
[core] code format
|
2023-04-23 14:31:35 +08:00 |
|
tangxifan
|
bd511ba515
|
[core] fixed syntax errors
|
2023-04-23 14:26:08 +08:00 |
|
tangxifan
|
592765af48
|
[core] code complete for upgrading netlist generator w.r.t. ccff v2
|
2023-04-23 13:57:37 +08:00 |
|
tangxifan
|
5500b9a289
|
[core] upgrading netlist generator
|
2023-04-22 16:27:27 +08:00 |
|
tangxifan
|
ea8ae29b53
|
[core] code format
|
2023-04-22 15:12:38 +08:00 |
|
tangxifan
|
297a23dee7
|
[core] fixed syntax errors
|
2023-04-22 15:09:39 +08:00 |
|
tangxifan
|
5e8e982334
|
[core] finished developing checkers
|
2023-04-22 12:44:34 +08:00 |
|
tangxifan
|
f70cc32824
|
[core] developing checkers for configuration protocol w.r.t. the programming clocks
|
2023-04-22 08:46:36 +08:00 |
|
tangxifan
|
aeeee6d8bd
|
[core] code format
|
2023-04-20 15:07:54 +08:00 |
|
tangxifan
|
40598d25a3
|
[core] fixed a bug which causes multi-clock programmable network failed in routing
|
2023-04-20 15:05:45 +08:00 |
|
tangxifan
|
928c7d5736
|
Merge branch 'master' into xt_clk_arch
|
2023-04-19 22:17:33 +08:00 |
|
tangxifan
|
9690cea115
|
[core] fix clang syntax
|
2023-04-19 15:46:42 +08:00 |
|
tangxifan
|
cb4512b925
|
[core] code format
|
2023-04-19 11:10:42 +08:00 |
|
tangxifan
|
a84cc52d7c
|
[core] fixed a few bugs due to the changes in vtr regarding flat router
|
2023-04-19 11:08:18 +08:00 |
|
tangxifan
|
11f09db556
|
[core] fixed a bug where clock tracks do not pass through at higher level
|
2023-03-07 15:05:56 -08:00 |
|
tangxifan
|
50e201feeb
|
[core] now clock routing for programmable clock network works for 1 clock design
|
2023-03-07 13:13:25 -08:00 |
|
tangxifan
|
550e68c68b
|
[core] fixed a bug: node_fan_in seems buggy
|
2023-03-06 22:26:27 -08:00 |
|
tangxifan
|
2ff3ad61ce
|
[core] format
|
2023-03-06 21:57:44 -08:00 |
|
tangxifan
|
45107bf14f
|
[core] debugging
|
2023-03-06 21:48:19 -08:00 |
|
tangxifan
|
c23b8e579d
|
[core] fixed a bug
|
2023-03-06 17:10:14 -08:00 |
|
tangxifan
|
9823983b30
|
[core] debuggign
|
2023-03-06 15:57:37 -08:00 |
|
tangxifan
|
1633279c65
|
[core] fixed a bug in building edges for nodes
|
2023-03-06 14:50:28 -08:00 |
|
tangxifan
|
953625b1ca
|
[core] format
|
2023-03-05 22:32:05 -08:00 |
|
tangxifan
|
de1e300ec7
|
[core] now resize rr_node for clock graph is working
|
2023-03-05 22:21:55 -08:00 |
|
tangxifan
|
81e9187aac
|
[core] debugging
|
2023-03-03 22:55:14 -08:00 |
|
tangxifan
|
4423d917fa
|
[core] debugging
|
2023-03-03 18:00:43 -08:00 |
|
tangxifan
|
29ee6e7136
|
[core] debugging
|
2023-03-03 17:33:53 -08:00 |
|
tangxifan
|
5a43b451c1
|
[core] debugging
|
2023-03-03 16:56:20 -08:00 |
|
tangxifan
|
c4ad21451c
|
[core] debugging
|
2023-03-02 21:54:48 -08:00 |
|
tangxifan
|
46510388be
|
[core] now fabric generator can wire clock ports to routing blocks
|
2023-03-02 12:33:26 -08:00 |
|
tangxifan
|
974263f0fa
|
[core] dev
|
2023-03-01 23:27:29 -08:00 |
|
tangxifan
|
099d9f32f4
|
[core] dev
|
2023-03-01 16:08:15 -08:00 |
|
tangxifan
|
9baaf9ea06
|
[core] fix compiler warnings
|
2023-02-28 20:40:14 -08:00 |
|
tangxifan
|
7732907623
|
[core] format
|
2023-02-28 17:01:11 -08:00 |
|
tangxifan
|
2ff8fb8737
|
[core] wrapping up clock routing command
|
2023-02-28 16:52:54 -08:00 |
|
tangxifan
|
bd2608d3e0
|
[core] dev
|
2023-02-28 15:41:37 -08:00 |
|
tangxifan
|
6f2572324e
|
[core] developing route clock rr_graph command
|
2023-02-28 11:52:38 -08:00 |
|
tangxifan
|
8d5c21b14d
|
[core] code format
|
2023-02-27 23:00:15 -08:00 |
|
tangxifan
|
2735b708d3
|
[core] reworked the tapping XML syntax
|
2023-02-27 22:59:44 -08:00 |
|
tangxifan
|
ff69664c14
|
[core] syntax
|
2023-02-27 22:39:12 -08:00 |
|
tangxifan
|
d4e19edc71
|
[core] finishing up clock rr_graph appending
|
2023-02-27 22:31:16 -08:00 |
|
tangxifan
|
2df1609616
|
[core] add a new API to get pin index from a tile
|
2023-02-27 21:44:00 -08:00 |
|
tangxifan
|
0dfe96bcf1
|
[core] dev
|
2023-02-27 19:37:49 -08:00 |
|
tangxifan
|
b3dec93eb9
|
[core] code format
|
2023-02-27 15:12:59 -08:00 |
|
tangxifan
|
9ec4d690db
|
[core] clock edges interconnecting clock tracks across levels
|
2023-02-27 15:10:36 -08:00 |
|
tangxifan
|
b6eace8fac
|
[core] now switch id is linked in clock network
|
2023-02-27 13:10:54 -08:00 |
|
tangxifan
|
cae05a14e1
|
[core] dev
|
2023-02-26 23:10:50 -08:00 |
|
tangxifan
|
009d711ba5
|
[core] code format
|
2023-02-26 22:23:41 -08:00 |
|
tangxifan
|
87a9146082
|
[core] adding rr spatial lookup for clock nodes only
|
2023-02-26 22:23:17 -08:00 |
|
tangxifan
|
db36f87dfa
|
[core] enhance clock tree arch validation
|
2023-02-26 18:39:53 -08:00 |
|
tangxifan
|
b9e5ae7ae9
|
[core] developing
|
2023-02-26 18:31:08 -08:00 |
|
tangxifan
|
780fc0f26d
|
[core] developing validators and annotate rr_segment for clock arch
|
2023-02-26 18:03:55 -08:00 |
|
tangxifan
|
4bd952027f
|
[core] dev
|
2023-02-26 15:31:07 -08:00 |
|
tangxifan
|
75773ddd4e
|
[code] format
|
2023-02-26 12:46:29 -08:00 |
|
tangxifan
|
3db5acfb37
|
[core] dev
|
2023-02-26 12:40:13 -08:00 |
|
tangxifan
|
06f77d0435
|
[core] dev
|
2023-02-25 22:59:07 -08:00 |
|
tangxifan
|
8f0d94ba73
|
[code] format
|
2023-02-25 22:43:21 -08:00 |
|
tangxifan
|
0b33650761
|
[core] dev
|
2023-02-25 22:41:33 -08:00 |
|
tangxifan
|
8be6e7d0a0
|
[core] dev
|
2023-02-25 11:04:48 -08:00 |
|
tangxifan
|
cf84e1df53
|
[core] dev
|
2023-02-24 22:50:27 -08:00 |
|
tangxifan
|
7f07a9d031
|
[lib] add default seg/switch to clock arch. Fixed syntax
|
2023-02-24 19:15:39 -08:00 |
|
tangxifan
|
ee0459d729
|
[core] developing append_clock_rr_graph function
|
2023-02-24 17:58:37 -08:00 |
|
tangxifan
|
aa55c692d7
|
[core] starting developing core function for clock rr_graph build-up
|
2023-02-23 18:04:07 -08:00 |
|
tangxifan
|
786b458a27
|
[core] adding new command 'append_clock_rr_graph'
|
2023-02-23 13:30:18 -08:00 |
|
tangxifan
|
b78ca69fe5
|
[core] enable clock arch link
|
2023-02-22 22:29:16 -08:00 |
|
tangxifan
|
e1dab3d227
|
[code] format
|
2023-02-22 22:01:24 -08:00 |
|
tangxifan
|
e175472a07
|
[core] adding new commands
|
2023-02-22 21:58:25 -08:00 |
|
tangxifan
|
f25dc461dc
|
[code] format
|
2023-01-31 12:52:59 -08:00 |
|
tangxifan
|
f00acf1e62
|
[code] fixed all the compiler warnings under openfpga/src
|
2023-01-31 12:51:52 -08:00 |
|
tangxifan
|
46368de6ff
|
[script] now cmake allows strict compilation
|
2023-01-31 12:41:15 -08:00 |
|
tangxifan
|
101bb40d40
|
[engine] code format
|
2023-01-20 21:52:32 -08:00 |
|
tangxifan
|
059f8ca112
|
[engine] fixed a bug in repack when only invisible routing sinks are found
|
2023-01-20 21:50:59 -08:00 |
|
tangxifan
|
693404d1ac
|
[engine] code format
|
2023-01-19 11:23:34 -08:00 |
|
tangxifan
|
3bcec24dca
|
[engine] fixed a bug
|
2023-01-19 11:22:44 -08:00 |
|
tangxifan
|
2ba4249518
|
[engine] add black list for repacker to pick routing traces
|
2023-01-19 11:01:31 -08:00 |
|
tangxifan
|
ac8c0e243c
|
[core] code format
|
2023-01-15 12:13:59 -08:00 |
|
tangxifan
|
cab7e04901
|
[core] fixed a bug in repacker to avoid routing constrained nets
|
2023-01-15 12:13:12 -08:00 |
|
tangxifan
|
2a0e512ac9
|
[code] format
|
2023-01-14 23:05:42 -08:00 |
|
tangxifan
|
4242c39b01
|
[core] fixed a bug in handling design constraints in repack
|
2023-01-14 23:05:04 -08:00 |
|
tangxifan
|
c55d54d325
|
[code] format
|
2023-01-11 17:19:04 -08:00 |
|
tangxifan
|
c00c43cbd4
|
[core] fixed a few bugs
|
2023-01-11 16:39:25 -08:00 |
|
tangxifan
|
9bbb09ef0f
|
[core] adding a new command 'exec_external' to run system call
|
2023-01-11 16:31:26 -08:00 |
|
tangxifan
|
b569d6b603
|
[core] format
|
2023-01-07 11:40:17 -08:00 |
|
tangxifan
|
c7a4d25e35
|
[core] now all the commands can be optionally hidden
|
2023-01-07 11:36:10 -08:00 |
|
tangxifan
|
4385b364af
|
[code] now setup command can be hidden optionally
|
2023-01-07 11:18:43 -08:00 |
|
tangxifan
|
9b5b1b0da7
|
[core] clang syntax error
|
2023-01-07 09:18:58 -08:00 |
|
tangxifan
|
52e803804d
|
[core] add missing file
|
2023-01-06 22:37:55 -08:00 |
|
tangxifan
|
279e790fd8
|
[core] rename file to avoid collision
|
2023-01-06 21:41:52 -08:00 |
|
tangxifan
|
2fc047daff
|
[core] format
|
2023-01-06 21:11:12 -08:00 |
|
tangxifan
|
cf824e7161
|
[core] now bitstream commands follow templates
|
2023-01-06 21:08:50 -08:00 |
|
tangxifan
|
26c294679a
|
[core] now setup commands follow templates
|
2023-01-06 20:52:37 -08:00 |
|
tangxifan
|
a99794f51c
|
[core] now FPGA-SDC commands follow templates
|
2023-01-06 19:22:51 -08:00 |
|
tangxifan
|
401b640852
|
[core] format
|
2023-01-06 17:50:47 -08:00 |
|
tangxifan
|
12134f4106
|
[core] now openfpga verilog commands follow templates
|
2023-01-06 17:48:00 -08:00 |
|
tangxifan
|
93c00207ab
|
[core] now command functions are templates, which can be used by other extensions
|
2023-01-06 17:23:01 -08:00 |
|
tangxifan
|
5606566839
|
[engine] format
|
2023-01-01 17:37:44 -08:00 |
|
tangxifan
|
7610e536bf
|
[engine] now 'source' command can be seen in help desk
|
2023-01-01 12:01:37 -08:00 |
|
tangxifan
|
76570e653c
|
[engine] format
|
2023-01-01 10:23:18 -08:00 |
|
tangxifan
|
c90f8389f1
|
[engine] debugged
|
2023-01-01 10:22:47 -08:00 |
|
tangxifan
|
8d947c7bdb
|
[engine] now developers can write their superset command based on other commands through openfpga shell
|
2023-01-01 10:10:09 -08:00 |
|
tangxifan
|
bffb4eedc9
|
[engine] typo
|
2022-12-30 18:18:51 -08:00 |
|
tangxifan
|
d329f0bb44
|
[engine] code format
|
2022-12-30 18:17:19 -08:00 |
|
tangxifan
|
5c4e749b95
|
[engine] add standalone vpr commands
|
2022-12-30 18:12:51 -08:00 |
|
tangxifan
|
90bbb50047
|
[script] rename shared library name for tcl, so that it is straightforward to load in tcl
|
2022-12-01 15:59:52 -08:00 |
|
tangxifan
|
338e191f77
|
[script] enable swig flags when compiling vtr
|
2022-12-01 15:16:58 -08:00 |
|
tangxifan
|
78d4991a4e
|
[script] add missing flags required
|
2022-12-01 14:49:05 -08:00 |
|
tangxifan
|
33b400de39
|
[script] compilation passed but failed when loading .so to tclsh
|
2022-12-01 13:51:50 -08:00 |
|
tangxifan
|
819b716260
|
[script] debugging
|
2022-12-01 12:30:57 -08:00 |
|
tangxifan
|
2e585024f7
|
[script] debugging
|
2022-12-01 12:26:30 -08:00 |
|
tangxifan
|
48a9a97562
|
[script] enabling swig in cmake compilation
|
2022-12-01 12:23:01 -08:00 |
|
tangxifan
|
0574efa9b3
|
[script] reworking cmakefile for swig integration
|
2022-12-01 12:06:27 -08:00 |
|
tangxifan
|
10d52f1f8b
|
[engine] add swig interface file
|
2022-12-01 11:54:59 -08:00 |
|
tangxifan
|
74b32c3a5c
|
[script] enable shared library for openfpga
|
2022-12-01 11:42:25 -08:00 |
|
tangxifan
|
f1a317b384
|
[engine] format
|
2022-11-24 21:04:04 -08:00 |
|
tangxifan
|
24a174c7a4
|
[engine] fixed syntax errors
|
2022-11-23 17:06:27 -08:00 |
|
tangxifan
|
07424b1e7f
|
[engine] now main() is encapuslated in a class OpenfpgaShell
|
2022-11-23 16:52:22 -08:00 |
|
tangxifan
|
c4de6655b6
|
[engine] bug
|
2022-10-17 15:26:21 -07:00 |
|
tangxifan
|
0f2b8da7f0
|
[engine] code format
|
2022-10-17 14:55:34 -07:00 |
|
tangxifan
|
63d8b00630
|
[engine] syntax
|
2022-10-17 14:54:18 -07:00 |
|
tangxifan
|
11624cd0c6
|
[engine] enabling new feature: pin_table_direction_convention
|
2022-10-17 14:08:21 -07:00 |
|
tangxifan
|
0af6c76239
|
[engine] code format
|
2022-10-13 16:27:57 -07:00 |
|
tangxifan
|
d1f3338837
|
[engine] now repacker find only routable pins when given a net to search routing traces
|
2022-10-13 16:26:45 -07:00 |
|
tangxifan
|
31da9bf6ea
|
[engine] now repack can find a routing trace from the port in the same type at top-level pb_graph_node
|
2022-10-13 15:10:25 -07:00 |
|
tangxifan
|
afdc071c4c
|
[engine] apply code format
|
2022-10-06 18:13:33 -07:00 |
|
tangxifan
|
e2debd2dde
|
[engine] add missing header files after coding formatter sorts the include files
|
2022-10-06 18:08:57 -07:00 |