riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[core] sync

This commit is contained in:
tangxifan 2023-07-23 20:45:59 -07:00
parent 7783229d90
commit 14666f3ae5
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
openfpga/src/fabric/build_top_module_child_tile_instance.cpp
View File

@ -1402,7 +1402,7 @@ static int build_top_module_global_net_from_tile_modules(
status = build_top_module_global_net_for_given_tile_module(
module_manager, top_module, top_module_port, tile_annotation,
tile_global_port, tile_port, vpr_device_annotation, grids,
vtr::Point<size_t>(ix, iy), NUM_SIDES, grid_instance_ids);
vtr::Point<size_t>(ix, iy), NUM_SIDES, tile_instance_ids, fabric_tile);
if (CMD_EXEC_FATAL_ERROR == status) {
return status;
}