riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[core] fixed a bug on checking if cb is in a tile

This commit is contained in:
tangxifan 2023-07-27 11:14:05 -07:00
parent cfec6c88f1
commit dd486f5ccb
2 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
openfpga/src/fabric/build_tile_modules.cpp
View File

@ -599,7 +599,7 @@ static int build_tile_module_port_and_nets_between_sb_and_cb(
/* Check if the grid is inside the tile, if not, create ports */
if (fabric_tile.cb_in_tile(fabric_tile_id, cb_type,
instance_cb_coordinate)) {
instance_gsb_cb_coordinate)) {
if (!frame_view) {
size_t cb_instance =
cb_instances.at(cb_type)[fabric_tile.find_cb_index_in_tile(

2
openfpga/src/fabric/build_top_module_child_tile_instance.cpp
View File

@ -816,7 +816,7 @@ static int build_top_module_tile_nets_between_sb_and_cb(
/* Check if the grid is inside the tile, if not, create ports */
if (fabric_tile.cb_in_tile(curr_fabric_tile_id, cb_type,
instance_cb_coordinate)) {
instance_gsb_cb_coordinate)) {
continue;
}
/* Collect cb tile information */