riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[core] fixed a bug on fpga bitstream when supporting fpga_core

This commit is contained in:
tangxifan 2023-06-19 14:40:38 -07:00
parent 299b42873d
commit b2d1d1b6bd
1 changed files with 3 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
openfpga/src/fpga_bitstream/build_device_bitstream.cpp
View File

@ -164,7 +164,9 @@ BitstreamManager build_device_bitstream(const VprContext& vpr_ctx,
const ModuleId& core_module =
openfpga_ctx.module_graph().find_module(core_block_name);
if (openfpga_ctx.module_graph().valid_module_id(core_module)) {
ConfigBlockId core_block = bitstream_manager.add_block(core_block_name);
std::string core_inst_name =
openfpga_ctx.module_graph().instance_name(top_module, core_module, 0);
ConfigBlockId core_block = bitstream_manager.add_block(core_inst_name);
bitstream_manager.add_child_block(top_block, core_block);
/* Now we use the core_block as the top-level block for the remaining
* functions */