tangxifan
|
154c9045f6
|
[OpoenFPGA Tool] Bug fix for smart fast configuration
|
2020-09-23 21:38:42 -06:00 |
|
tangxifan
|
c2c37d7555
|
[OpenFPGA Tool] Add more print-out for smart fast configuration
|
2020-09-23 21:34:23 -06:00 |
|
tangxifan
|
a3abf81afe
|
[OpenFPGA Tool] Support on set signals and smart selection between reset and set signal for fast configuration
|
2020-09-23 21:25:06 -06:00 |
|
tangxifan
|
064678fe32
|
[OpenFPGA Tool] Add edge triggered attribute to circuit library definition. Better support for using CCFF in frame-based protocol
|
2020-09-23 20:27:52 -06:00 |
|
tangxifan
|
ad881ea4dc
|
[OpenFPGA Tool] Bug fix for Verilog testbench using frame-based /memory bank
|
2020-09-23 18:59:25 -06:00 |
|
tangxifan
|
9adeb550dc
|
[OpenFPGA Tool] Bug fix in fabric builder
|
2020-09-23 18:28:00 -06:00 |
|
tangxifan
|
6480b06a2d
|
[OpenFPGA tool] Remove out-of-data test blif, architecture and scripts
|
2020-09-23 11:01:53 -06:00 |
|
tangxifan
|
26f1a5d9ec
|
[OpenFPGA Tool] Bug fix for repacking no local routing architecture
|
2020-09-21 22:22:03 -06:00 |
|
tangxifan
|
c6ac02d210
|
[FPGA-SPICE] Add VDD/VSS ports to SPICE subckt instanciation
|
2020-09-20 15:21:33 -06:00 |
|
tangxifan
|
544c44fe46
|
[FPGA-SPICE] Add VDD and VSS port to module definition
|
2020-09-20 14:58:15 -06:00 |
|
tangxifan
|
460fef5807
|
[FPGA-Verilog] Rename files and functions to distinguish from FPGA-SPICE files and functions
|
2020-09-20 12:58:55 -06:00 |
|
tangxifan
|
222bc86cbf
|
[FPGA-SPICE] Add auxiliary SPICE netlist writer
|
2020-09-20 12:53:28 -06:00 |
|
tangxifan
|
06c0073a3e
|
[FPGA-SPICE] Add SPICE writer for fpga top module
|
2020-09-20 12:43:48 -06:00 |
|
tangxifan
|
1dfb3e06cc
|
[FPGA-SPICE] add SPICE writer for logic blocks
|
2020-09-20 12:38:24 -06:00 |
|
tangxifan
|
5e78e91fdf
|
[FPGA-SPICE] Add SPICE writer for routing blocks
|
2020-09-20 12:27:48 -06:00 |
|
tangxifan
|
0f25b52907
|
[FPGA-Verilog] code format fix
|
2020-09-20 12:18:22 -06:00 |
|
tangxifan
|
2fae311c8e
|
[FPGA-SPICE] Add SPICE writer for memories
|
2020-09-20 12:14:34 -06:00 |
|
tangxifan
|
f284f6f8d0
|
[OPENFPGA LIBRARY] change method names to be consistent with FPGA-SPICE needs
|
2020-09-20 12:03:10 -06:00 |
|
tangxifan
|
6801d260e9
|
[FPGA-SPICE] Add SPICE writer for LUT
|
2020-09-20 11:58:11 -06:00 |
|
tangxifan
|
0f9fce92b2
|
[FPGA-SPICE] Add SPICE writer for routing multiplexers
|
2020-09-20 11:49:02 -06:00 |
|
tangxifan
|
c7e3d97d1b
|
[FPGA-SPICE] Add supply voltage generator
|
2020-09-20 11:19:06 -06:00 |
|
tangxifan
|
15df9b3893
|
[FPGA-SPICE] Add SPICE subcircuit writer
|
2020-09-19 23:01:44 -06:00 |
|
tangxifan
|
82e137cbe4
|
[FPGA-SPICE] Add wire module SPICE writer
|
2020-09-19 19:31:16 -06:00 |
|
tangxifan
|
1b2762386c
|
[FPGA-SPICE] Bug fix for essential gate netlist writing
|
2020-09-19 16:52:30 -06:00 |
|
tangxifan
|
26a0a769ea
|
[FPGA-SPICE] Split essential gate SPICE netlists into separated files
|
2020-09-19 16:45:26 -06:00 |
|
tangxifan
|
e102e30d19
|
[FPGA-SPICE] Add support for AND/OR logic gate
|
2020-09-19 16:20:21 -06:00 |
|
tangxifan
|
482d90018f
|
[FPGA-SPICE] Create generic PMOS/NMOS instanciation function
|
2020-09-19 15:33:28 -06:00 |
|
tangxifan
|
3262ceb276
|
[FPGA-SPICE] Bug fix for pass gate transistor sizing
|
2020-09-19 15:24:40 -06:00 |
|
tangxifan
|
aa078f079c
|
[FPGA-SPICE] Restructured SPICE netlist writers for atom circuits to avoid large cpp files
|
2020-09-19 15:20:19 -06:00 |
|
tangxifan
|
f5dadca884
|
[FPGA-SPICE] Optimize the print-out of SPICE ports
|
2020-09-19 15:07:48 -06:00 |
|
tangxifan
|
51d423e4db
|
[FPGA-SPICE] Add pass-gate SPICE netlist writer
|
2020-09-19 14:59:00 -06:00 |
|
tangxifan
|
9cfb2f52ef
|
[OpenFPGA code] bug fix for fully equivalent outputs of pb_type
|
2020-09-16 19:26:46 -06:00 |
|
tangxifan
|
fc6bfdc7a2
|
[OpenFPGA Code] Patch syntax compatibility for older gcc
|
2020-09-14 18:55:21 -06:00 |
|
tangxifan
|
04070fd4ca
|
[Debug aid] add pb_type full hierarchy path in the error message of architecture binding checker
|
2020-09-02 22:16:10 -06:00 |
|
tangxifan
|
3eea12ceae
|
added a new XML syntax: initial offset for physical mode pin mapping
|
2020-08-19 14:43:44 -06:00 |
|
tangxifan
|
f631245b2b
|
bug fix and enriched debugging info print out
|
2020-08-19 13:41:04 -06:00 |
|
tangxifan
|
79b6ff3cb0
|
relax checking for device annotation as we support multi-port during physical mode pin mapping
|
2020-08-19 12:44:51 -06:00 |
|
tangxifan
|
2712c354a9
|
now physical pb_port binding support multiple ports
|
2020-08-18 12:38:56 -06:00 |
|
tangxifan
|
5d83abb2cf
|
bug fix in read architecture bitstream and regression tests
|
2020-07-27 19:37:05 -06:00 |
|
tangxifan
|
9a7364c6e6
|
bug fix in fabric bitstream XML syntax
|
2020-07-27 19:22:36 -06:00 |
|
tangxifan
|
35af0dd676
|
streamline fabric bitstream file format
|
2020-07-27 16:34:43 -06:00 |
|
tangxifan
|
8dd26094b8
|
add root node to fabric bitstream XML file format
|
2020-07-27 15:31:08 -06:00 |
|
tangxifan
|
6592db3dfe
|
bug fix in calling the wrong function of write_fabric_bitstream
|
2020-07-27 14:32:58 -06:00 |
|
tangxifan
|
d68e77f322
|
Split the writer of build_fabric_bitstream to a separated command so that users will output multiple files in different formats
|
2020-07-27 14:16:33 -06:00 |
|
tangxifan
|
e09eddab43
|
add width syntex to the fabric bitstream file format
|
2020-07-27 13:54:23 -06:00 |
|
tangxifan
|
80e982fb39
|
minor file format fix in fabric bitstream XML
|
2020-07-26 21:35:48 -06:00 |
|
tangxifan
|
b3ad04fd1e
|
minor file format fix in fabric bitstream XML
|
2020-07-26 21:33:47 -06:00 |
|
tangxifan
|
861e346830
|
minor bug fix in fabric bitstream XML writer
|
2020-07-26 21:31:08 -06:00 |
|
tangxifan
|
5fb7d9fbdb
|
bug fix in fabric bitstream file format writer
|
2020-07-26 21:28:45 -06:00 |
|
tangxifan
|
92d2d2d849
|
add fabric bitstream XML writer
|
2020-07-26 21:00:57 -06:00 |
|
tangxifan
|
a3d22c56e3
|
bug fix in FPGA-SPICE
|
2020-07-24 19:51:32 -06:00 |
|
tangxifan
|
fd3e947c6d
|
update FPGA_SPICE to support max width for transistors and multi-bin
|
2020-07-24 17:52:31 -06:00 |
|
tangxifan
|
73e2b857a3
|
add buffer support to FPGA-SPICE
|
2020-07-24 15:54:18 -06:00 |
|
tangxifan
|
2603836111
|
split logical tile netlists to keep good Verilog hierarchy
|
2020-07-24 12:53:21 -06:00 |
|
tangxifan
|
be5966475e
|
formulate file name, module name and instance name to be consistent
|
2020-07-24 12:23:27 -06:00 |
|
tangxifan
|
22159531c5
|
bug fix in power gating support of FPGA-Verilog
|
2020-07-22 20:21:38 -06:00 |
|
tangxifan
|
a4a38f8156
|
support multi-bit power gate ports in FPGA-SPICE
|
2020-07-22 20:04:39 -06:00 |
|
tangxifan
|
f573fa3ee0
|
move check codes on power gate ports to libarchopenfpga
Try to report errors to users as early as possible
|
2020-07-22 18:47:12 -06:00 |
|
tangxifan
|
97cca72590
|
add spice support on power gated inverters
|
2020-07-22 18:21:11 -06:00 |
|
tangxifan
|
b5fd6aa859
|
add inverter subckt writer to FPGA-SPICE
|
2020-07-17 13:01:08 -06:00 |
|
tangxifan
|
eb070694b5
|
fine-tune on fast configuration for configuration chain and test case for tape-out-ish architecture
|
2020-07-15 17:52:41 -06:00 |
|
tangxifan
|
66a50742fc
|
use configuration chain in the k4k4 test case to speed up CI
|
2020-07-15 11:56:11 -06:00 |
|
tangxifan
|
3f14fe62c7
|
add fast configuration support for configuration chain protocol
|
2020-07-15 11:44:23 -06:00 |
|
tangxifan
|
1b55dfb441
|
hotfix on treating the dangling ports in pb_graph for analysis SDC generator
|
2020-07-09 23:28:42 -06:00 |
|
tangxifan
|
62fd0947f5
|
using a unified string to replace multi net names to save memory of bitstream database
|
2020-07-08 16:28:20 -06:00 |
|
tangxifan
|
66e5e141a1
|
improve fabric key loader to reduce runtime
|
2020-07-07 10:19:34 -06:00 |
|
tangxifan
|
824b56f14c
|
fabric key can now accept instance name only; decoders are no longer part of the key
|
2020-07-06 16:42:33 -06:00 |
|
tangxifan
|
462fc0d04e
|
add spice transistor wrapper writer
|
2020-07-05 14:50:29 -06:00 |
|
tangxifan
|
b38ee0e8be
|
add spice writer functions
|
2020-07-05 13:58:05 -06:00 |
|
tangxifan
|
81171a8f97
|
start transplanting FPGA-SPICE
|
2020-07-05 12:10:12 -06:00 |
|
tangxifan
|
1ad6e8292a
|
move constants from verilog domain to common so that FPGA-SPICE can share
|
2020-07-05 11:39:46 -06:00 |
|
tangxifan
|
7c2a0a6ad2
|
streamline fabric verilog options
|
2020-07-05 11:28:14 -06:00 |
|
tangxifan
|
83e26adf90
|
add module usage types for future FPGA-SPICE development
|
2020-07-04 22:33:54 -06:00 |
|
tangxifan
|
4f8260a7ba
|
remove obselete codes and update regression tests
|
2020-07-04 17:31:34 -06:00 |
|
tangxifan
|
033c92c365
|
precisely reserve memory for child blocks in bitstream manager
|
2020-07-03 22:47:21 -06:00 |
|
tangxifan
|
46f038c829
|
bug fix in grid config block allocation
|
2020-07-03 20:46:04 -06:00 |
|
tangxifan
|
f040fc78a9
|
now reserve blocks in bitstream manager can accurately capture the size
|
2020-07-03 20:06:12 -06:00 |
|
tangxifan
|
8067a13346
|
bug fix for memory bank due to encoding bl/wl addresses in fabric bitstream
|
2020-07-03 15:56:20 -06:00 |
|
tangxifan
|
2a9377b3f4
|
use encoded address in storage of fabric bitstream to save memory
|
2020-07-03 15:12:29 -06:00 |
|
tangxifan
|
1f38e17111
|
bug fix for naming conflicts in mux local encoder and architecture decoders
|
2020-07-03 14:12:13 -06:00 |
|
tangxifan
|
70d9678578
|
reserve child block in bistream manager
|
2020-07-03 14:04:10 -06:00 |
|
tangxifan
|
2783fda344
|
use index range instead of vector for block bitstream
|
2020-07-03 11:42:38 -06:00 |
|
tangxifan
|
6ea857ae6c
|
use fast method to inquire number of bits and blocks in bitstream databases
|
2020-07-03 10:55:25 -06:00 |
|
tangxifan
|
7ca1a5bdc1
|
Fabric bitstream now allocates vectors in conditions for memory efficiency
|
2020-07-03 10:17:03 -06:00 |
|
tangxifan
|
8a45e48a1c
|
minor fix
|
2020-07-02 22:27:48 -06:00 |
|
tangxifan
|
246b4d5ac6
|
reserve block bits to save memory
|
2020-07-02 21:52:32 -06:00 |
|
tangxifan
|
dee4be96af
|
reserve all the input/output net storage in bitstream manager
|
2020-07-02 19:17:34 -06:00 |
|
tangxifan
|
f97e3bfba6
|
add timer to openfpga shell
|
2020-07-02 18:02:33 -06:00 |
|
tangxifan
|
81c9fcb7c0
|
bug fix when optimizing the fabric bitstream data structure
|
2020-07-02 16:41:32 -06:00 |
|
tangxifan
|
adee87569d
|
enable fast bitstream building by creating a frame view of fabric
|
2020-07-02 16:25:36 -06:00 |
|
tangxifan
|
9608cefa86
|
remove id vector in fabric bitstream database and replace with more memory efficient implementation
|
2020-07-02 16:08:50 -06:00 |
|
tangxifan
|
9f19c36a89
|
use char in fabric bitstream to save memory footprint
|
2020-07-02 15:56:50 -06:00 |
|
tangxifan
|
405824081b
|
reserve configuration blocks and bits in bitstream manager builder to be memory efficient
|
2020-07-02 15:28:52 -06:00 |
|
tangxifan
|
b85af57971
|
optimizing fabric bitsteream memory footprint
|
2020-07-02 12:39:18 -06:00 |
|
tangxifan
|
ac22ba28e4
|
add config protocol type information to simulation ini file
|
2020-07-02 12:26:59 -06:00 |
|
tangxifan
|
81ecfa3197
|
add comments to clarify how to select CB ports when connecting to SBs at the top level
|
2020-07-01 14:44:40 -06:00 |
|
tangxifan
|
0a3c746fb1
|
now split CB module bus ports into lower/upper parts
|
2020-07-01 14:37:13 -06:00 |
|
tangxifan
|
cb2baed257
|
bug fix in simulation ini GPIO width
|
2020-07-01 13:39:12 -06:00 |
|
tangxifan
|
b74dde919d
|
add additional information in the simulation ini file for UVM
|
2020-07-01 13:07:39 -06:00 |
|
tangxifan
|
e688ca1388
|
update fabric bitstream writer to support various configuration protocols
|
2020-07-01 11:54:28 -06:00 |