riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[FPGA-SPICE] Add VDD and VSS port to module definition

This commit is contained in:
tangxifan 2020-09-20 14:58:15 -06:00
parent 615a24999a
commit 544c44fe46
2 changed files with 30 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

28
openfpga/src/fpga_spice/spice_writer_utils.cpp
View File

@ -18,6 +18,7 @@
/* Headers from openfpgautil library */
#include "openfpga_digest.h"
#include "spice_constants.h"
#include "spice_writer_utils.h"
/* begin namespace openfpga */
@ -98,7 +99,9 @@ std::string generate_spice_port(const BasicPort& port,
* module <module_name> (<ports without directions>);
***********************************************/
void print_spice_subckt_definition(std::fstream& fp,
const ModuleManager& module_manager, const ModuleId& module_id) {
const ModuleManager& module_manager,
const ModuleId& module_id,
const bool& include_supply_ports) {
VTR_ASSERT(true == valid_file_stream(fp));
print_spice_comment(fp, std::string("SPICE module for " + module_manager.module_name(module_id)));
@ -153,6 +156,29 @@ void print_spice_subckt_definition(std::fstream& fp,
}
}
}
/* Add supply ports if specified */
if (true == include_supply_ports) {
/* Check if we need a new line */
new_line = false;
if (10 == pin_cnt) {
pin_cnt = 0;
fp << std::endl;
new_line = true;
}
/* Print VDD and VSS ports
* TODO: the supply ports should be derived from module manager
*/
if (true == new_line) {
std::string port_whitespace(module_head_line.length() - 2, ' ');
fp << "+ " << port_whitespace;
}
write_space_to_file(fp, 1);
fp << SPICE_SUBCKT_VDD_PORT_NAME;
write_space_to_file(fp, 1);
fp << SPICE_SUBCKT_GND_PORT_NAME;
}
fp << std::endl;
}

4
openfpga/src/fpga_spice/spice_writer_utils.h
View File

@ -43,7 +43,9 @@ std::string generate_spice_port(const BasicPort& port,
const bool& omit_pin_zero = false);
void print_spice_subckt_definition(std::fstream& fp,
const ModuleManager& module_manager, const ModuleId& module_id);
const ModuleManager& module_manager,
const ModuleId& module_id,
const bool& include_supply_ports = true);
void print_spice_subckt_end(std::fstream& fp,
const std::string& module_name);