Ganesh Gore
|
85a59e4673
|
[CI] Precheck related updates
|
2020-12-17 15:01:49 -07:00 |
tangxifan
|
d6b435018c
|
[Testbench] Rename top modules of Caravel testbenches to be compatible with scripted verification flow
|
2020-12-17 10:45:33 -07:00 |
tangxifan
|
46bd96f8e9
|
[Testbench] Add carevel testbench for ccff test
|
2020-12-17 10:45:06 -07:00 |
tangxifan
|
d019166190
|
[Testbench] Bug fix in Caravel ccff testbench
|
2020-12-17 10:36:25 -07:00 |
Ganesh Gore
|
37bca4684b
|
[BugFix] After Integration with mpw-one-b
|
2020-12-17 09:29:54 -07:00 |
Tarachand Pagarani
|
8d5036f108
|
commented/corrected failing benchmarks
|
2020-12-17 05:46:30 -08:00 |
Lalit Sharma
|
a4461bd152
|
Merge branch 'ql_ap3_arch_eval' of https://github.com/lnis-uofu/SOFA into ql_ap3_arch_eval
Merging changes.
|
2020-12-17 03:05:37 -08:00 |
Lalit Sharma
|
c84c04c4b8
|
Increasing IO capacity to 32
|
2020-12-17 03:04:50 -08:00 |
Tarachand Pagarani
|
c264ee0ddd
|
add more benchmark tests
|
2020-12-17 02:17:20 -08:00 |
Tarachand Pagarani
|
cfdaedcdd0
|
added script with random key generation example
|
2020-12-17 01:42:19 -08:00 |
Tarachand Pagarani
|
b556cf452c
|
add tasks for 32x32 configuration
|
2020-12-17 01:40:19 -08:00 |
Tarachand Pagarani
|
8502502b43
|
add 32x32 layout
|
2020-12-17 01:28:35 -08:00 |
tangxifan
|
9c2764723f
|
[HDL] Update caravel include netlist to use simulation without power pins
|
2020-12-16 20:26:53 -07:00 |
tangxifan
|
2d8b4b59db
|
[Testbench] Add ccff_test for caravel
|
2020-12-16 20:25:21 -07:00 |
tangxifan
|
9a23f0b15e
|
[Testbench] Bug fix
|
2020-12-16 18:56:11 -07:00 |
tangxifan
|
c0e521ed85
|
[HDL] Update caravel integration netlist with mpw-b tagged version
|
2020-12-16 16:41:18 -07:00 |
tangxifan
|
efe404e62b
|
[Testbench] Remove unnecessary RTL netlist from synthesis
|
2020-12-16 16:09:06 -07:00 |
tangxifan
|
df61359bb1
|
Merge pull request #73 from lnis-uofu/ganesh_dev
Updated SOFA-CHD - Updated cells - DRC Clean
|
2020-12-16 15:47:46 -07:00 |
tangxifan
|
5ffdce9ce0
|
[Testbench] Caravel SCFF testbench is working but see problems in verification
|
2020-12-16 15:22:22 -07:00 |
Ganesh Gore
|
d7f36a1f70
|
[SOFA-CHD] Updated SOFA-CHD - Updated cells - DRC Clean
|
2020-12-16 15:00:15 -07:00 |
tangxifan
|
f5d78fc0fa
|
[Testbench] Start building caravel testbench
|
2020-12-16 14:53:52 -07:00 |
tangxifan
|
e24d643cbd
|
[Testbench] Move Caravel testbenches to a path that can be scripted to run
|
2020-12-16 13:40:20 -07:00 |
tangxifan
|
3897c18ebe
|
[HDL] Bug fix in VSS port naming
|
2020-12-16 13:40:09 -07:00 |
tangxifan
|
3b56703c35
|
[HDL] Add VDD/VSS connects to wrapper netlists
|
2020-12-16 11:44:40 -07:00 |
tangxifan
|
b5fa0733a2
|
[Testbench] Start build caravel scff test
|
2020-12-16 11:43:02 -07:00 |
tangxifan
|
682d15875b
|
[HDL] Add user project wrapper for post-PnRed FPGA netlists so that we can plug in for Caravel RTL simulation
|
2020-12-16 11:12:28 -07:00 |
Tarachand Pagarani
|
60850586d4
|
add testcases for ap3 arch evaluation
|
2020-12-16 07:05:53 -08:00 |
Ganesh Gore
|
e8effb9357
|
[Ci] Skipped DRC, only merge online
|
2020-12-15 22:59:33 -07:00 |
tangxifan
|
edff7f3da0
|
[HDL] Patch the include netlist with missing HDL netlists from Caravel RTL
|
2020-12-15 17:58:17 -07:00 |
tangxifan
|
d663d240cb
|
[HDL] Add include netlist for Caravel RTL netlists
|
2020-12-15 16:14:01 -07:00 |
tangxifan
|
80d79a6eb1
|
[Testbench] Add testbenches for RTL and Gate-level netlists of Caravel
|
2020-12-15 16:13:34 -07:00 |
tangxifan
|
255b29b59d
|
Merge pull request #72 from lnis-uofu/ganesh_dev
Minor updates to SOFA-HD and QLSOFA-HD to fix LVS test
|
2020-12-15 14:25:36 -07:00 |
Ganesh Gore
|
d286166d57
|
[CI] Added submodule fetch
|
2020-12-15 13:48:49 -07:00 |
Ganesh Gore
|
29deb0feea
|
[CI] Updated CI dependency file
|
2020-12-15 10:21:47 -07:00 |
Ganesh Gore
|
7150cc694b
|
[QLSOFA_HD] Minor updates + Added labels for LVS Fix
|
2020-12-15 09:17:54 -07:00 |
Ganesh Gore
|
84ab1ac17f
|
[SOFA_HD] Minor updates + Added labels for LVS Fix + One metal shape correction
|
2020-12-15 08:46:51 -07:00 |
tangxifan
|
e1b16ac7eb
|
Merge pull request #71 from lnis-uofu/xt_dev
Rename testbench to be consistent with post-PnR netlist path changes
|
2020-12-14 22:17:26 -07:00 |
tangxifan
|
501c2799ed
|
[Testbench] Rename testbench to be consistent with post-PnR netlist path change
|
2020-12-14 20:27:22 -07:00 |
Ganesh Gore
|
e200190568
|
[Actions] Still segfaults removing actions
|
2020-12-14 16:30:51 -07:00 |
Ganesh Gore
|
acc577458d
|
[Actions] Trying self-hosted runners
|
2020-12-14 16:27:20 -07:00 |
Ganesh Gore
|
b5d99cae4b
|
[Actions] Still memory error removing action
|
2020-12-14 16:01:49 -07:00 |
Ganesh Gore
|
fc11e98efd
|
[Actions] Testing docker run with memory option
|
2020-12-14 15:31:49 -07:00 |
Ganesh Gore
|
3f8a9ee1fe
|
[Sync] Updated sync file list
|
2020-12-14 15:30:42 -07:00 |
tangxifan
|
f9868a77b1
|
Merge pull request #69 from lnis-uofu/xt_dev
Update on post-pnr verification files for CHD version
|
2020-12-14 15:16:49 -07:00 |
tangxifan
|
2a9ddcd9a2
|
Merge pull request #70 from lnis-uofu/ganesh_dev
Updated SOFA-HD and QLSOFA-HD to meet caravel boundary requirement
|
2020-12-14 15:16:03 -07:00 |
Ganesh Gore
|
06e220d7e4
|
Merge remote-tracking branch 'origin/master' into ganesh_dev
|
2020-12-14 14:14:22 -07:00 |
Ganesh Gore
|
e15f319103
|
[QLSOFA_HD] Updated QLSOFA_HD module files
|
2020-12-14 13:38:27 -07:00 |
Ganesh Gore
|
809b070ce2
|
[QLSOFA_HD] Updated QLSOFA_HD Verification results
|
2020-12-14 13:38:08 -07:00 |
Ganesh Gore
|
ffa44ff099
|
[QLSOFA_HD] Updated QLSOFA_HD postPnr Netlist + Caravel DRC clean
|
2020-12-14 13:37:41 -07:00 |
Ganesh Gore
|
4c9a3de34a
|
[QLSOFA_HD] Updated QLSOFA_HD netlist and task
|
2020-12-14 13:36:52 -07:00 |