[Testbench] Start build caravel scff test

This commit is contained in:
tangxifan 2020-12-16 11:43:02 -07:00
parent 682d15875b
commit b5fa0733a2
1 changed files with 1 additions and 1 deletions

View File

@ -6,7 +6,7 @@
`timescale 1ns / 1ps
// Include caravel gate-level netlists
`include "/research/ece/lnis/USERS/tang/github/skywater-openfpga/HDL/common/caravel_rtl_include_netlists.v"
`include "/research/ece/lnis/USERS/tang/github/skywater-openfpga/HDL/common/caravel_qlsofa_hd_rtl_include_netlists.v"
// Include testbench files
`include "/research/ece/lnis/USERS/tang/github/caravel/verilog/dv/caravel/user_proj_example/io_ports/io_ports_tb.v"