riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
206 Commits 71 Branches 8 Tags 105 MiB
Commit Graph

206 Commits

Author SHA1 Message Date
LNIS-Projects 38a3b01520
Resize the images 2018-12-29 01:42:43 +01:00
Baudouin Chauviere 9ee50de26a Adding information on the layout 2018-12-29 01:14:26 +01:00
Baudouin Chauviere 0a5391c14f Addition of some illustrations 2018-12-26 18:16:16 +01:00
LNIS-Projects de7d646fa0
Update func_verify.rst 
Functional Verification documentation
 2018-12-26 18:05:24 +01:00
LNIS-Projects c0626e9a1c
Adding the Verification Step from ModelSim 2018-12-26 18:00:03 +01:00
AurelienUoU 7ff245448b Add new benchmark and modify go.sh to use it 2018-12-26 04:24:26 -07:00
LNIS-Projects c506e16d33
Update command_line_usage.rst 
Small fix
 2018-12-22 14:46:15 +01:00
LNIS-Projects ba303450e2
Update file_organization.rst 2018-12-22 14:45:00 +01:00
LNIS-Projects 5fa6c84087
New fpga_verilog commands documented 2018-12-22 14:39:51 +01:00
LNIS-Projects 41067f6ac1
Update .travis.yml 2018-12-14 16:13:05 -07:00
Robert Weischedel 1b6d5b3b5d
Update .travis.yml 2018-12-14 15:30:25 -07:00
AurelienUoU 2fd05f269e Merge branch 'master' of https://github.com/LNIS-Projects/OpenFPGA 2018-12-14 14:49:04 -07:00
AurelienUoU 21dc8a006f Change simulator script generation (waves) 2018-12-14 14:40:04 -07:00
LNIS-Projects c0e49b7d4d
Update .travis.yml 2018-12-14 14:16:04 -07:00
LNIS-Projects c7915511f7
Update .travis.yml 2018-12-14 14:12:26 -07:00
LNIS-Projects 74c1067220
Update .travis.yml 2018-12-14 14:09:09 -07:00
tangxifan 1d426986e5 add travis 2018-12-14 14:05:31 -07:00
tangxifan ee6b1d6cd6 adapt arch xml and act for demo 2018-12-13 22:46:40 -07:00
tangxifan 3d9e913e4e add a benchmark fifo 2018-12-12 16:45:33 -07:00
AurelienUoU cc5a01d476 Fix waveform generation + add benchmark and update go.sh 2018-12-11 22:21:39 -07:00
AurelienUoU a70b0ac9ac Correct go.sh 2018-12-11 15:51:21 -07:00
AurelienUoU 317c3b59c9 Update go.sh and upload pip_add.v 2018-12-11 15:47:05 -07:00
AurelienUoU fb0992bd85 Update go.sh and Makefile 2018-12-11 15:31:32 -07:00
AurelienUoU c2c4e78639 Add pip_add benchmark 2018-12-11 15:29:48 -07:00
AurelienUoU f5ea3ff233 Add an autochecked configuration free testbench 2018-12-11 14:44:13 -07:00
Baudouin Chauviere 79f3db9880 removed the now useless tutorial part 2018-12-10 13:57:01 -07:00
Baudouin Chauviere ba6ace343b Merge branch 'master' of https://github.com/LNIS-Projects/OpenFPGA 2018-12-10 13:48:09 -07:00
LNIS-Projects 55459f7906
Update index.rst 
Reorganization
 2018-12-10 13:46:38 -07:00
LNIS-Projects 56555fc8a0
Update index.rst 
Removed abc from the project because included in Yosys
 2018-12-10 13:46:02 -07:00
tangxifan 8891904e10 Merge branch 'master' of https://github.com/LNIS-Projects/OpenFPGA 2018-12-10 13:30:12 -07:00
tangxifan 72fbd8d6a8 update blif reader to identify clock signals 2018-12-10 13:28:44 -07:00
LNIS-Projects 7bcc61b0f2
Update .gitmodules 
Unused submodule blocking the compilation of the documentation
 2018-12-10 12:07:05 -07:00
Baudouin Chauviere 1472e7aa62 Merge branch 'master' of https://github.com/LNIS-Projects/OpenFPGA 2018-12-10 10:25:25 -07:00
AurelienUoU a69c2e1882 Add security in checking to avoid simulation glitch error 2018-12-10 09:46:16 -07:00
AurelienUoU 7020d9b4b6 Edit waveform generator + fix clock mapping in autochecked testbench 2018-12-09 15:48:59 -07:00
Baudouin Chauviere afbe5bd3ff need abc_with_bb_support for ace compilation 2018-12-09 15:45:09 -07:00
AurelienUoU 5e94b7093d Add scan-chain and timed architecture + update simulation script script (add script for autochecked testbench) 2018-12-08 22:57:54 -07:00
Aur??Lien ALACCHI 10866d1852 Correct verilog syntax error in autocheck testbench 2018-12-08 17:40:23 -07:00
Aur??Lien ALACCHI d716b67e23 Correct syntax error in autocheck testbench 2018-12-08 17:29:56 -07:00
Aur??Lien ALACCHI 0580d8243f Add Autochek testbench option 2018-12-08 17:19:12 -07:00
Baudouin Chauviere b0fcbc0960 remove abc with bb support 2018-12-08 16:40:57 -07:00
Baudouin Chauviere 79930982cf Changed for the naming 2018-12-08 16:19:38 -07:00
Baudouin Chauviere 4440066565 added the script to launch vpr with picorv 2018-12-08 16:01:58 -07:00
Baudouin Chauviere c130404158 add a section for picorv generation through the flow 2018-12-08 11:33:14 -07:00
Aur??Lien ALACCHI 4cc875a5a5 fix a bug in wired LUT 2018-12-06 18:00:17 -07:00
tangxifan b3c1018e28 fixed a bug in wired LUT 2018-12-06 16:50:30 -07:00
Aur??Lien ALACCHI 7795d4e7fd Merge branch 'master' of https://github.com/LNIS-Projects/OpenFPGA 
unknown merge
 2018-12-06 15:35:22 -07:00
Aur??Lien ALACCHI eebdf7cb10 Add possibility to choose default value for initialization 2018-12-06 15:34:14 -07:00
Baudouin Chauviere 0b6fcc8875 Added the aliases for Yosys-ABC 2018-12-06 15:06:01 -07:00
Baudouin Chauviere 0b1ccf7722 and in the config path as well 2018-12-06 14:57:32 -07:00