dh73
|
4718e65763
|
Tested and working altsyncarm without init files
|
2017-10-01 19:59:45 -05:00 |
dh73
|
cbaba62401
|
Adding Cyclone IV (E, GX), Arria 10, Cyclone V and LPM functions (ALTPLL and M9K); M9K is not finished yet. Achronix Speedster also in this commit. Both Arria10 and Speedster-i are still experimental due complexity, but you can experiment around those devices right now
|
2017-10-01 11:04:17 -05:00 |
Clifford Wolf
|
c5b204d8d2
|
Add first draft of eASIC back-end
|
2017-09-29 17:53:43 +02:00 |
Clifford Wolf
|
e64b9d5a4d
|
Fix synth_ice40 doc regarding -top default
|
2017-09-29 17:52:57 +02:00 |
Andrew Zonenberg
|
122532b7e1
|
Added RESET_TO_MAX parameter to $__COUNT_ cell. Cannot yet be extracted.
|
2017-09-14 10:26:32 -07:00 |
Andrew Zonenberg
|
a84172b23b
|
Initial support for extraction of counters with clock enable
|
2017-09-14 10:26:10 -07:00 |
Clifford Wolf
|
2f75240e36
|
Merge pull request #406 from azonenberg/coolrunner-techmap
Coolrunner techmapping improvements
|
2017-09-02 13:43:51 +02:00 |
Robert Ou
|
5f65e24ccb
|
coolrunner2: Finish fixing special-use p-terms
|
2017-09-01 07:22:16 -07:00 |
Robert Ou
|
fa04366f38
|
coolrunner2: Generate a feed-through AND term when necessary
|
2017-09-01 07:22:01 -07:00 |
Robert Ou
|
6775177171
|
coolrunner2: Initial fixes for special p-terms
Certain signals can only be controlled by a product term and not a
sum-of-products. Do the initial work for fixing this.
|
2017-09-01 07:21:51 -07:00 |
Robert Ou
|
7f08be4304
|
coolrunner2: Fix mapping of flip-flops
|
2017-09-01 07:21:39 -07:00 |
Robert Ou
|
ac84f47829
|
coolrunner2: Combine some for loops together
|
2017-09-01 07:21:31 -07:00 |
Andrew Zonenberg
|
40021d2fd8
|
Fixed typo in error message
|
2017-09-01 06:45:10 -07:00 |
Andrew Zonenberg
|
fc0c7f74dc
|
Added blackbox $__COUNT_ cell model
|
2017-09-01 06:44:28 -07:00 |
Andrew Zonenberg
|
80aaf50302
|
Refactoring: moved modules still in cells_sim to cells_sim_wip
|
2017-09-01 06:44:15 -07:00 |
Andrew Zonenberg
|
06754108fc
|
Merge branch 'master' of https://github.com/cliffordwolf/yosys into counter-extraction
|
2017-08-30 16:40:41 -07:00 |
Andrew Zonenberg
|
634f18be96
|
extract_counter: Minor changes requested to comply with upstream policy, fixed a few typos
|
2017-08-30 16:28:25 -07:00 |
Andrew Zonenberg
|
3fc1b9f3fd
|
Finished refactoring counter extraction to be nice and generic. Implemented techmapping from $__COUNT_ to GP_COUNTx cells.
|
2017-08-28 22:18:57 -07:00 |
Andrew Zonenberg
|
b5c15636c5
|
Refactoring: Renamed greenpak4_counters pass to extract_counter, moved it to techmap/ since it's going to become a generic pass
|
2017-08-28 22:18:34 -07:00 |
Andrew Zonenberg
|
c3145863e7
|
Reformatted GP_COUNTx_ADV resets to avoid Yosys thinking that they're multi-edge-sensitive and getting confused.
|
2017-08-28 14:25:46 -07:00 |
Andrew Zonenberg
|
e62362225c
|
Fixed bug causing GP_SPI model to not synthesize
|
2017-08-27 07:31:48 -07:00 |
Andrew Zonenberg
|
e6eaf487b6
|
Fixed more issues with GreenPAK counter sim models
|
2017-08-15 09:18:36 -07:00 |
Andrew Zonenberg
|
3a404be62a
|
Updated PGEN model to have level triggered reset (matches actual hardware behavior
|
2017-08-15 09:18:27 -07:00 |
Andrew Zonenberg
|
e5109847c9
|
Fixed bug in GP_COUNTx model
|
2017-08-15 09:18:17 -07:00 |
Andrew Zonenberg
|
66b256d40e
|
Fixed bug where GP_COUNTx_ADV would wrap even when KEEP was high
|
2017-08-15 09:18:07 -07:00 |
Clifford Wolf
|
2cf0b5c157
|
Merge pull request #381 from azonenberg/countfix
Added better behavioral models for GreenPAK counters. Refactored cells_sim into two files so analog/mixed signal stuff is separate
|
2017-08-14 21:47:26 +02:00 |
Robert Ou
|
78fd24f40f
|
coolrunner2: Add INVERT parameter to some BUFGs
|
2017-08-14 12:13:33 -07:00 |
Robert Ou
|
1e3ffd57cb
|
coolrunner2: Add FFs with clock enable to cells_sim.v
|
2017-08-14 12:13:25 -07:00 |
Andrew Zonenberg
|
348acbd968
|
Fixed typo in GP_COUNT8 sim model
|
2017-08-14 10:45:40 -07:00 |
Andrew Zonenberg
|
c205d571df
|
Fixed typo in error message
|
2017-08-14 10:45:40 -07:00 |
Andrew Zonenberg
|
0a6c702c41
|
Changed LEVEL resets for GP_COUNTx to be properly synthesizeable
|
2017-08-14 10:45:40 -07:00 |
Andrew Zonenberg
|
9f3dc59ffe
|
Changed LEVEL resets to be edge triggered anyway
|
2017-08-14 10:45:40 -07:00 |
Andrew Zonenberg
|
b049ead042
|
Added level-triggered reset support to GP_COUNTx simulation models
|
2017-08-14 10:45:40 -07:00 |
Andrew Zonenberg
|
ac75524f69
|
Fixed undeclared "count" in GP_COUNT8_ADV
|
2017-08-14 10:45:39 -07:00 |
Andrew Zonenberg
|
db20e3f1c2
|
Fixed undeclared "count" in GP_COUNT14_ADV
|
2017-08-14 10:45:39 -07:00 |
Andrew Zonenberg
|
3618ca2218
|
Fixed typo in last commit
|
2017-08-14 10:45:39 -07:00 |
Andrew Zonenberg
|
4da1a327c0
|
Finished initial GP_COUNT8/14/8_ADV/14_ADV sim models. Don't support clock divide, but do everything else.
|
2017-08-14 10:45:39 -07:00 |
Andrew Zonenberg
|
4504dd78e9
|
Fixed typo in COUNT8 model
|
2017-08-14 10:45:39 -07:00 |
Andrew Zonenberg
|
60dd5dba7b
|
Moved GP_POR out of digital cells b/c it has delays
|
2017-08-14 10:45:39 -07:00 |
Andrew Zonenberg
|
f55d4cc2fd
|
Improved cells_sim_digital model for GP_COUNT8
|
2017-08-14 10:45:39 -07:00 |
Andrew Zonenberg
|
fe3a932cfa
|
Refactored GreenPAK4 cells_sim into cells_sim_ams and cells_sim_digital
|
2017-08-14 10:45:39 -07:00 |
Clifford Wolf
|
8a69759306
|
Add techlibs/xilinx/lut2lut.v
|
2017-07-10 12:09:05 +02:00 |
Clifford Wolf
|
621787a9e0
|
Fix some c++ clang compiler errors
|
2017-07-03 19:38:30 +02:00 |
Clifford Wolf
|
5c1c126374
|
Apply minor coding style changes to coolrunner2 target
|
2017-07-03 19:35:40 +02:00 |
Clifford Wolf
|
6afee022ad
|
Merge pull request #352 from rqou/master
Initial Coolrunner-II support
|
2017-07-03 19:33:36 +02:00 |
Robert Ou
|
b102c0e254
|
coolrunner2: Add a few more primitives
These cannot be inferred yet, but add them to cells_sim.v for now
|
2017-06-25 23:58:28 -07:00 |
Robert Ou
|
36b75dfcb7
|
coolrunner2: Initial mapping of latches
|
2017-06-25 23:58:28 -07:00 |
Robert Ou
|
4af5baab21
|
coolrunner2: Initial mapping of DFFs
All DFFs map to either FDCP (matches Xilinx) or a custom FDCP_N
(negative-edge triggered)
|
2017-06-25 23:58:28 -07:00 |
Robert Ou
|
1eb5dee799
|
coolrunner2: Remove redundant INVERT_PTC
|
2017-06-25 23:58:28 -07:00 |
Robert Ou
|
ffff001008
|
coolrunner2: Remove debug prints
|
2017-06-25 23:58:28 -07:00 |