riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fixed typo in error message

This commit is contained in:
Andrew Zonenberg 2017-09-01 06:41:39 -07:00
parent fc0c7f74dc
commit 40021d2fd8
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
techlibs/greenpak4/cells_sim_digital.v
View File

@ -102,7 +102,7 @@ module GP_COUNT14(input CLK, input wire RST, output reg OUT);
default: begin
initial begin
$display("Invalid RESET_MODE on GP_COUNT8");
$display("Invalid RESET_MODE on GP_COUNT14");
$finish;
end
end