riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

coolrunner2: Add INVERT parameter to some BUFGs

This commit is contained in:
Robert Ou 2017-08-07 04:01:18 -07:00 committed by Andrew Zonenberg
parent 1e3ffd57cb
commit 78fd24f40f
1 changed files with 6 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
techlibs/coolrunner2/cells_sim.v
View File

@ -143,17 +143,21 @@ module BUFG(I, O);
endmodule
module BUFGSR(I, O);
parameter INVERT = 0;
input I;
output O;
assign O = I;
assign O = INVERT ? ~I : I;
endmodule
module BUFGTS(I, O);
parameter INVERT = 0;
input I;
output O;
assign O = I;
assign O = INVERT ? ~I : I;
endmodule
module FDDCP (C, PRE, CLR, D, Q);