Kareem Farid
9ddb806293
gpio_control_block constrains fix ( #69 )
...
Co-authored-by: Marwan Abbas <marwan@ciic.c.catx-ext-efabless.internal>
2022-04-15 11:50:54 -07:00
R. Timothy Edwards
71600440bc
Caravan top lvs ( #67 )
...
* - update caravan configuration
* change correct gpio_default blocks instance names
* implement powerrouting work around
* place spare logic blocks
* keep the history of runs and sym link last/final one
* - update caravan mag, def and gl views
- add fake power routing cell in the rtl as a placeholder for openlane
to prevent routing on that cell
- fix some syntax errors in chip_io_alt
- match simple_por lef pins with mag by regenerating it
* Apply automatic changes to Manifest and README.rst
* add caravan power routing lef
* - update mag and def view of caravan
- add_macro_placement for fake cell
* Added back the power routing to Caravan, fixed DRC errors, ran LVS,
corrected placement of isolated substrate regions, and replaced the
signal routing for the analog lines. Be aware that merging with
main may cause issues with the mgmt_protect.mag file and its
subcells mprj2_logic_high.mag and mprj_logic_high.mag. It may be
worth cherry-picking the files to merge and exclude those layouts.
Co-authored-by: kareem <kareem.farid@efabless.com>
Co-authored-by: kareefardi <kareefardi@users.noreply.github.com>
Co-authored-by: Jeff DiCorpo <42048757+jeffdi@users.noreply.github.com>
2022-04-14 15:05:16 -07:00
Kareem Farid
dcebeed7e7
Mgmt protect update ( #58 )
...
* - add openlane patch file to for input buffering workaround
- update configuration of mgmt protect
* mgmt_protect updated
* mgmt_protect updated
* remove some via3 to fix power shorts
Co-authored-by: Marwan Abbas <marwan@ciic.c.catx-ext-efabless.internal>
2022-04-08 09:29:49 -07:00
Kareem Farid
e3b9a99154
- update gpio_control_block config ( #57 )
...
- update gpio_control_block views
- gitignore gds/*gds
2022-04-08 09:27:51 -07:00
Marwan Abbas
e9f023f9fa
Introduction of PDK variable ( #39 )
...
* added PDK_VARIENT variable
* changed variable name to PDK
* resolve issue
Co-authored-by: Marwan Abbas <marwan@ciic.c.catx-ext-efabless.internal>
2022-04-08 09:05:58 -07:00
manarabdelaty
e408d08f93
[DATA] Update gpio_control_block
2021-12-24 22:53:42 +02:00
manarabdelaty
06f05bd296
[DATA] Update mgmt_protect block (lvs clean mag/gds)
2021-12-24 22:19:00 +02:00
manarabdelaty
981043cb7b
[DATA] Update mgmt_protect/gpio_control_block to remove buffers after tri-state cells
2021-12-24 21:06:58 +02:00
manarabdelaty
ee0950fdb9
Update spice netlists to include power routing
2021-12-21 19:34:43 +02:00
jeffdi
8907a3d239
adding user_project_wrapper empty files -- gds & lef
2021-12-16 13:56:36 -08:00
manarabdelaty
bd88221d17
[DATA] Update caravel_clocking
2021-12-07 13:36:56 +02:00
manarabdelaty
aa766f9144
[DATA] Update caravel_clocking module
2021-12-05 19:44:28 +02:00
manarabdelaty
ef1019b62a
[DATA] Update caravel_clocking
2021-12-02 22:50:20 +02:00
manarabdelaty
0067bd5b7c
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 21:09:43 +02:00
manarabdelaty
c4efcec989
[DATA] Update housekeeping views
2021-11-30 13:00:33 +02:00
manarabdelaty
8b1c5df909
[DATA] Update caravel_clocking module (timing clean)
2021-11-25 15:23:01 +02:00
manarabdelaty
05278ec738
[DATA] Update HK views (timing clean)
2021-11-25 12:54:22 +02:00
manarabdelaty
83e150bf25
[DATA] Add spare_logic_block
2021-11-24 20:36:23 +02:00
manarabdelaty
aeffe4756a
[DATA] Add caravan layout
2021-11-22 23:10:25 +02:00
manarabdelaty
1c18c1dae9
[DATA] Update caravel
2021-11-20 17:28:59 +02:00
manarabdelaty
5cd3843f00
[DATA] Update gpio_control_block (li1 used 2um)
2021-11-20 14:43:20 +02:00
manarabdelaty
37fb2d6766
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 13:07:23 +02:00
manarabdelaty
ededa9ed35
[DATA] Update caravel layout with the latest views for the mgmt_protect and mgmt_core
2021-11-19 16:51:28 +02:00
manarabdelaty
581a22de6a
[DATA] Update mgmt_protect (removed all li1 routing )
2021-11-19 13:11:18 +02:00
manarabdelaty
2574eada93
[DATA] Add initial caravel layout
2021-11-19 01:37:10 +02:00
manarabdelaty
61bf3c651e
[DATA] Update mgmt_protect pin placement
2021-11-19 01:33:11 +02:00
manarabdelaty
53b3a9013e
[DATA] Update HK pin placement
2021-11-19 01:30:14 +02:00
manarabdelaty
37a07e291b
[DATA] Update digital_pll pin placement to have it align with the HK
2021-11-19 01:28:40 +02:00
manarabdelaty
64bdd6230d
[DATA] Update caravel_clocking module floorplan
2021-11-19 01:26:29 +02:00
manarabdelaty
46540437af
[DATA] Add gds/lef/maglef/gl views for the user_id_programming block
2021-11-15 18:17:32 +02:00
manarabdelaty
10cf11fbf5
Add gds/lef views for simple_por
2021-11-15 18:08:22 +02:00
manarabdelaty
6203460f57
[DATA] Add views for xres_buf
2021-11-15 18:07:02 +02:00
manarabdelaty
72b2c724c9
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 15:50:43 +02:00
manarabdelaty
56f672bbd8
[DATA] Add HK views
2021-11-15 13:23:54 +02:00
manarabdelaty
85a1ffc5aa
[DATA] Add views for the mgmt_protect
2021-11-15 13:21:52 +02:00
manarabdelaty
bee7b4ed78
Add initial config for the digital_pll
2021-11-08 13:34:59 +02:00
manarabdelaty
59076d499a
Update gpio_defaults_block to align the pins with the gpio_control_block
2021-11-05 23:27:32 +02:00
manarabdelaty
49c506f052
Update gpio_control_block after constrainting the clock period to be half the mgmt_core frequency
2021-11-05 18:36:43 +02:00
manarabdelaty
e68664101c
Update gpio_control_block
2021-11-05 16:54:55 +02:00
manarabdelaty
53b09f43d1
Add gpio_defaults_block views
2021-11-05 12:33:36 +02:00
manarabdelaty
78ce7265c1
Update gpio_control block
2021-11-04 17:58:58 +02:00
manarabdelaty
cb9990f97e
harden gpio_control_block
2021-11-04 16:19:12 +02:00