riscv
/
caravel
mirror of https://github.com/efabless/caravel.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[DATA] Update mgmt_protect (removed all li1 routing )

This commit is contained in:
manarabdelaty 2021-11-19 13:11:18 +02:00
parent 2574eada93
commit 581a22de6a
9 changed files with 339510 additions and 447171 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

175395
def/mgmt_protect.def
View File

File diff suppressed because it is too large Load Diff

BIN
gds/mgmt_protect.gds.gz
View File

Binary file not shown.

2260
lef/mgmt_protect.lef
View File

File diff suppressed because it is too large Load Diff

545286
mag/mgmt_protect.mag
View File

File diff suppressed because it is too large Load Diff

3382
maglef/mgmt_protect.mag
View File

File diff suppressed because it is too large Load Diff

7
openlane/mgmt_protect/config.tcl
View File

@ -36,7 +36,7 @@ set ::env(CLOCK_TREE_SYNTH) 0
## Floorplan
set ::env(FP_SIZING) absolute
set ::env(DIE_AREA) "0 0 1100 120"
set ::env(DIE_AREA) "0 0 1100 160"
set ::env(FP_PIN_ORDER_CFG) $script_dir/pin_order.cfg
@ -94,10 +94,11 @@ set ::env(PL_RESIZER_MAX_SLEW_MARGIN) 25
## Routing
set ::env(GLB_RT_MINLAYER) 2
set ::env(GLB_RT_MAXLAYER) 5
set ::env(GLB_RT_ADJUSTMENT) 0.00
set ::env(GLB_RT_ADJUSTMENT) 0.05
set ::env(GLB_RT_OVERFLOW_ITERS) 250
set ::env(GLB_RT_ALLOW_CONGESTION) 1
set ::env(GLB_RT_ALLOW_CONGESTION) 0
set ::env(GLB_RT_OBS) "li1 $::env(DIE_AREA)"
set ::env(GLB_RESIZER_TIMING_OPTIMIZATIONS) 0
## Diode Insertion

2
signoff/mgmt_protect/final_summary_report.csv
View File

@ -1,2 +1,2 @@
,design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,suggested_clock_frequency,suggested_clock_period,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
0,/home/ma/ef/caravel_openframe/openlane/mgmt_protect,mgmt_protect,mgmt_protect,flow_completed,0h39m58s,-1,19000.0,0.132,9500.0,15.61,793.38,1254,0,-1,-1,-1,-1,0,9,-1,63,-1,-1,442895,35827,0.0,-0.39,-1,0.0,-1,0.0,-2.9,-1,0.0,-1,403735372.0,0.0,78.84,38.96,71.88,14.0,-1,388,2353,59,2024,0,0,0,1254,0,0,0,0,0,0,0,4,329,329,1,112,1542,3131,4785,111.11111111111111,9,8,AREA 0,5,50,1,150.5,5.44,0.17,0.0,sky130_fd_sc_hd,0,1
0,/home/ma/ef/caravel_openframe/openlane/mgmt_protect,mgmt_protect,mgmt_protect,flow_completed,0h5m58s,-1,14250.0,0.17600000000000002,7125.0,10.79,747.21,1254,0,-1,-1,-1,-1,0,9,-1,49,-1,-1,393644,22585,0.0,-0.57,-1,0.0,-1,0.0,-4.44,-1,0.0,-1,380043870.0,0.0,60.45,25.48,43.59,15.2,-1,388,2353,59,2024,0,0,0,1254,0,0,0,0,0,0,0,4,329,329,1,140,2130,3130,5400,111.11111111111111,9,8,AREA 0,5,50,1,150.5,5.44,0.17,0.05,sky130_fd_sc_hd,0,1

1 design design_name config flow_status total_runtime routed_runtime (Cell/mm^2)/Core_Util DIEAREA_mm^2 CellPer_mm^2 OpenDP_Util Peak_Memory_Usage_MB cell_count tritonRoute_violations Short_violations MetSpc_violations OffGrid_violations MinHole_violations Other_violations Magic_violations antenna_violations lvs_total_errors cvc_total_errors klayout_violations wire_length vias wns pl_wns optimized_wns fastroute_wns spef_wns tns pl_tns optimized_tns fastroute_tns spef_tns HPWL routing_layer1_pct routing_layer2_pct routing_layer3_pct routing_layer4_pct routing_layer5_pct routing_layer6_pct wires_count wire_bits public_wires_count public_wire_bits memories_count memory_bits processes_count cells_pre_abc AND DFF NAND NOR OR XOR XNOR MUX inputs outputs level EndCaps TapCells Diodes Total_Physical_Cells suggested_clock_frequency suggested_clock_period CLOCK_PERIOD SYNTH_STRATEGY SYNTH_MAX_FANOUT FP_CORE_UTIL FP_ASPECT_RATIO FP_PDN_VPITCH FP_PDN_HPITCH PL_TARGET_DENSITY GLB_RT_ADJUSTMENT STD_CELL_LIBRARY CELL_PAD DIODE_INSERTION_STRATEGY
2 0 /home/ma/ef/caravel_openframe/openlane/mgmt_protect mgmt_protect mgmt_protect flow_completed 0h39m58s 0h5m58s -1 19000.0 14250.0 0.132 0.17600000000000002 9500.0 7125.0 15.61 10.79 793.38 747.21 1254 0 -1 -1 -1 -1 0 9 -1 63 49 -1 -1 442895 393644 35827 22585 0.0 -0.39 -0.57 -1 0.0 -1 0.0 -2.9 -4.44 -1 0.0 -1 403735372.0 380043870.0 0.0 78.84 60.45 38.96 25.48 71.88 43.59 14.0 15.2 -1 388 2353 59 2024 0 0 0 1254 0 0 0 0 0 0 0 4 329 329 1 112 140 1542 2130 3131 3130 4785 5400 111.11111111111111 9 8 AREA 0 5 50 1 150.5 5.44 0.17 0.0 0.05 sky130_fd_sc_hd 0 1

22557
spi/lvs/mgmt_protect.spice
View File

File diff suppressed because it is too large Load Diff

37792
verilog/gl/mgmt_protect.v
View File

File diff suppressed because it is too large Load Diff