riscv
/
SOFA
mirror of https://github.com/lnis-uofu/SOFA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
565 Commits 16 Branches 1 Tag 1.8 GiB
Commit Graph

565 Commits

Author SHA1 Message Date
Ganesh Gore 465fcbc240 Merge branch 'ganesh_dev' of github.com:lnis-uofu/SOFA into ganesh_dev 2020-12-27 01:02:27 -07:00
Ganesh Gore e1a25d61dc [QLSOFA] Bugfix to fix floating cin net 2020-12-22 00:23:37 -07:00
Ganesh Gore 562641ed4d [SOFA-CHD] Bugfix to fix floating cin net 2020-12-22 00:23:12 -07:00
Ganesh Gore 16eff30a8e [Actions] Synced LVS netlist files 2020-12-20 20:22:53 -07:00
Ganesh Gore f494c31ca0 [Action] More cleanup while precheck 2020-12-20 17:04:56 -07:00
Ganesh Gore 6ef27d5399 [Cleanup] Removed old task and verilog directories 2020-12-20 10:50:13 -07:00
Ganesh Gore c36e8d797a Updated all the results 2020-12-20 03:44:00 -07:00
Ganesh Gore 55acf06335 Updated design with new GDS nad updated verilog netlist 2020-12-20 03:31:26 -07:00
Ganesh Gore 5bb8adb448 [Cleanup] Converted .gds to .gds.gz 2020-12-20 02:12:31 -07:00
Ganesh Gore da4ae780a9 [Cleanup] Converted .spef to .spef.gz 2020-12-20 02:10:51 -07:00
Ganesh Gore 694afdf3d0 Merge remote-tracking branch 'origin/master' into ganesh_dev 2020-12-20 02:02:35 -07:00
tangxifan 894378c6a7
Merge pull request #76 from lnis-uofu/xt_dev 
Caravel Testbench for And2_latch benchmark
 2020-12-18 20:59:33 -07:00
tangxifan 82da5dd0b0 [HDL] Update code generator for the changes on custom cell names 2020-12-18 20:25:50 -07:00
tangxifan c523d968c7 [HDL] Bug fix due to custom cell name changing 2020-12-18 20:24:55 -07:00
tangxifan 1eac22feba [Testbench] Critical bug fix on Caravel Testbench: Add a sufficient long waiting time for Caravel to finish its I/O configuration 2020-12-18 20:18:02 -07:00
tangxifan 8a31edb40e [Testbench] Remove compressed testbench file 2020-12-18 19:52:52 -07:00
tangxifan 03316d6e65 [Testbench] Remove signal initialization which is not neccessary for caravel tests 2020-12-18 19:51:54 -07:00
tangxifan e17d51aa9f [Testbench] Bug fix in using power pins 2020-12-18 17:49:16 -07:00
tangxifan e02d830abb Merge branch 'master' into xt_dev 2020-12-18 17:41:33 -07:00
tangxifan f028437fef [Testbench] Update SCFF test to be compatible with simulation with power pins 2020-12-18 16:24:56 -07:00
tangxifan 9e60f62299 [Testbench] Critical bug fix on the caravel testbench for and2_latch benchmark 2020-12-18 16:23:50 -07:00
tangxifan 7b2632a872 [Testbench] Add power pin support to scff testbench 2020-12-18 15:55:05 -07:00
tangxifan 2b0294e40a [Testbench] Recover from LFS 2020-12-18 15:39:00 -07:00
tangxifan f258cefd9a [QLSOFA-HD] Patch on lvs netlist 2020-12-18 10:55:17 -07:00
tangxifan 7ea8f77038 [Testbench] Add include netlist for caravel testbench 2020-12-17 20:20:39 -07:00
tangxifan 187364ebc3 [Testbench] Add Caravel testbench for and2_testbench 2020-12-17 20:19:12 -07:00
tangxifan 5da9696e63
Merge pull request #74 from lnis-uofu/xt_dev 
Testbenches for Caravel + FPGA integration
 2020-12-17 16:25:37 -07:00
tangxifan 2a429178c7
Merge pull request #75 from lnis-uofu/ganesh_dev 
General updates to pass MPW precheker
 2020-12-17 16:24:43 -07:00
Ganesh Gore fa0ae58192 [Actions] Removed HD action 2020-12-17 15:29:18 -07:00
Ganesh Gore 85a59e4673 [CI] Precheck related updates 2020-12-17 15:01:49 -07:00
tangxifan d6b435018c [Testbench] Rename top modules of Caravel testbenches to be compatible with scripted verification flow 2020-12-17 10:45:33 -07:00
tangxifan 46bd96f8e9 [Testbench] Add carevel testbench for ccff test 2020-12-17 10:45:06 -07:00
tangxifan d019166190 [Testbench] Bug fix in Caravel ccff testbench 2020-12-17 10:36:25 -07:00
Ganesh Gore 37bca4684b [BugFix] After Integration with mpw-one-b 2020-12-17 09:29:54 -07:00
tangxifan 9c2764723f [HDL] Update caravel include netlist to use simulation without power pins 2020-12-16 20:26:53 -07:00
tangxifan 2d8b4b59db [Testbench] Add ccff_test for caravel 2020-12-16 20:25:21 -07:00
tangxifan 9a23f0b15e [Testbench] Bug fix 2020-12-16 18:56:11 -07:00
tangxifan c0e521ed85 [HDL] Update caravel integration netlist with mpw-b tagged version 2020-12-16 16:41:18 -07:00
tangxifan efe404e62b [Testbench] Remove unnecessary RTL netlist from synthesis 2020-12-16 16:09:06 -07:00
tangxifan df61359bb1
Merge pull request #73 from lnis-uofu/ganesh_dev 
Updated SOFA-CHD - Updated cells - DRC Clean
 2020-12-16 15:47:46 -07:00
tangxifan 5ffdce9ce0 [Testbench] Caravel SCFF testbench is working but see problems in verification 2020-12-16 15:22:22 -07:00
Ganesh Gore d7f36a1f70 [SOFA-CHD] Updated SOFA-CHD - Updated cells - DRC Clean 2020-12-16 15:00:15 -07:00
tangxifan f5d78fc0fa [Testbench] Start building caravel testbench 2020-12-16 14:53:52 -07:00
tangxifan e24d643cbd [Testbench] Move Caravel testbenches to a path that can be scripted to run 2020-12-16 13:40:20 -07:00
tangxifan 3897c18ebe [HDL] Bug fix in VSS port naming 2020-12-16 13:40:09 -07:00
tangxifan 3b56703c35 [HDL] Add VDD/VSS connects to wrapper netlists 2020-12-16 11:44:40 -07:00
tangxifan b5fa0733a2 [Testbench] Start build caravel scff test 2020-12-16 11:43:02 -07:00
tangxifan 682d15875b [HDL] Add user project wrapper for post-PnRed FPGA netlists so that we can plug in for Caravel RTL simulation 2020-12-16 11:12:28 -07:00
Ganesh Gore e8effb9357 [Ci] Skipped DRC, only merge online 2020-12-15 22:59:33 -07:00
tangxifan edff7f3da0 [HDL] Patch the include netlist with missing HDL netlists from Caravel RTL 2020-12-15 17:58:17 -07:00