Ashton Snelgrove
|
cb80a9bbd4
|
Merge remote-tracking branch 'origin/master' into github-action-optimizations
|
2021-01-22 10:12:12 -07:00 |
|
Ashton Snelgrove
|
8cca1c63c3
|
Fix dockerfile for master build to include yosys/share, and fix conditionals.
|
2021-01-21 16:40:09 -07:00 |
Lalit Narain Sharma
|
1823eb857d
|
Merge pull request #177 from lnis-uofu/bump_yosys_submodule
Bumping the latest changes in yosys sub-module related to yosys synth…
|
2021-01-21 09:40:29 +05:30 |
|
Ashton Snelgrove
|
f956f28792
|
Update docker images, remove runtime/test split
|
2021-01-20 14:20:12 -07:00 |
|
Ashton Snelgrove
|
5f613c46f7
|
Switch code change check to a script
|
2021-01-20 12:40:18 -07:00 |
tangxifan
|
815468ac65
|
[Doc] Add shortcut to call pin constraint option to documentation
|
2021-01-20 09:20:51 -07:00 |
Lalit Sharma
|
df073c327e
|
Bumping the latest changes in yosys sub-module related to yosys synthesis for openfpga quicklogic device
|
2021-01-20 07:23:51 -08:00 |
|
tangxifan
|
977ff52cb1
|
[Doc] Format openfpga command documentation by using option views
|
2021-01-19 20:26:38 -07:00 |
|
tangxifan
|
e9dc708d66
|
[Doc] Group file format documentation into a unified section
|
2021-01-19 19:44:44 -07:00 |
|
tangxifan
|
3a69ece199
|
Merge pull request #175 from lnis-uofu/dev
Pin Constraint Support in Testbench Generation
|
2021-01-19 19:24:10 -07:00 |
|
tangxifan
|
3f80a26172
|
[Tool] Bug fix for combinational benchmarks in pre-config testbench generation
|
2021-01-19 18:22:50 -07:00 |
|
tangxifan
|
ac8c63553a
|
[Doc] Add file format index file
|
2021-01-19 18:07:53 -07:00 |
|
tangxifan
|
fbb5c0cf8f
|
[Doc] Add pin constraints to documentation
|
2021-01-19 18:04:45 -07:00 |
|
tangxifan
|
af0646260c
|
[Test] Bug fix in pin constraints
|
2021-01-19 17:44:05 -07:00 |
|
tangxifan
|
186f2f1968
|
[Test] Use pin constraint in multi-clock test case
|
2021-01-19 17:42:40 -07:00 |
|
tangxifan
|
3fdd5ae8b3
|
[Script] Use pin constraints in template script
|
2021-01-19 17:42:25 -07:00 |
|
tangxifan
|
75b99b78e9
|
[Tool] Now testbench generator consider pin constraints in generating clock sources for benchmarks
|
2021-01-19 17:38:51 -07:00 |
|
tangxifan
|
da200658c1
|
[Tool] Now autocheck top testbench consider pin constraints to generate operating clock sources for benchmarks
|
2021-01-19 17:29:59 -07:00 |
|
tangxifan
|
0670c2de59
|
[Tool] Deploy pin constraints to preconfig Verilog module generation
|
2021-01-19 16:56:30 -07:00 |
|
tangxifan
|
e17a5cbbf2
|
[Test] Rename to pin constraint to comply with libpcf requirement
|
2021-01-19 15:52:51 -07:00 |
|
tangxifan
|
ecd955124b
|
[Lib] Add libpcf to CMakelist and bug fix
|
2021-01-19 15:51:14 -07:00 |
|
tangxifan
|
52ac7826eb
|
[Lib] Add a library of parser/writer for pin constraint file (PCF)
|
2021-01-19 15:45:45 -07:00 |
|
tangxifan
|
ab25e1af5f
|
[Test] Add example XML for net mapping between benchmark to FPGA
|
2021-01-19 09:29:21 -07:00 |
|
tangxifan
|
17c49711d3
|
Merge pull request #174 from lnis-uofu/dev
Support Design Constraints for Repack
|
2021-01-17 17:41:53 -07:00 |
|
tangxifan
|
c7f02601ab
|
[Doc] Add repack design constraints to documentation
|
2021-01-17 12:59:46 -07:00 |
|
tangxifan
|
8c311b8282
|
[Tool] Bug fix in repacker for considering design constraints
|
2021-01-17 12:26:14 -07:00 |
|
tangxifan
|
ea9d6bfe91
|
[Flow] Update the design constraint file to follow bug fix in parser
|
2021-01-17 10:41:01 -07:00 |
|
tangxifan
|
113119bd8e
|
[Lib] Fix the bug in repack design constraint parser
|
2021-01-17 10:39:55 -07:00 |
|
tangxifan
|
dd74f05a31
|
[Test] Add repack constraints to tests
|
2021-01-17 10:35:36 -07:00 |
|
tangxifan
|
12e0efd03e
|
[Script] Add an example openfpga script to use repack design constraints
|
2021-01-17 10:33:56 -07:00 |
|
tangxifan
|
2efe513122
|
[Tool] Now repack consider design constraints; test pending
|
2021-01-16 21:57:17 -07:00 |
|
tangxifan
|
d0e05b3575
|
[Lib] Now use pb_type in design constraints instead of physical tiles
|
2021-01-16 21:35:43 -07:00 |
|
tangxifan
|
bb8e7e25c2
|
[Tool] Start deploying design constraints in repack engine
|
2021-01-16 21:27:12 -07:00 |
|
tangxifan
|
b86adabe69
|
[Lib] Remove unused data storage from repack design constraints
|
2021-01-16 21:14:52 -07:00 |
|
tangxifan
|
fa67517349
|
[Tool] Add repack design constraints to openfpga command 'repack'
|
2021-01-16 18:49:34 -07:00 |
|
tangxifan
|
706e84bb62
|
[Lib] Bug fix in testing program
|
2021-01-16 18:15:56 -07:00 |
|
tangxifan
|
67c54c4d3b
|
[Lib] Bug fix in the repack design constraint lib
|
2021-01-16 17:34:22 -07:00 |
|
tangxifan
|
ad7a54db1b
|
[Tool] Add repack dc library to compilation
|
2021-01-16 17:20:59 -07:00 |
|
tangxifan
|
9d80f1ab39
|
[Lib] Add test program to the library of repack design constraints
|
2021-01-16 17:18:42 -07:00 |
|
tangxifan
|
03b5bcc244
|
[Lib] Add XML writer for repack design constraints
|
2021-01-16 17:15:31 -07:00 |
|
tangxifan
|
2a7601fb7e
|
[Lib] Add libarchopenfpga to the dependency of librepackdesignconstraints
|
2021-01-16 17:14:51 -07:00 |
|
tangxifan
|
f1bfa2ef8c
|
[Lib] Add XML parser for repack design constraints
|
2021-01-16 17:03:01 -07:00 |
|
tangxifan
|
8be12b6e82
|
[Lib] Add example design constraint file
|
2021-01-16 16:36:10 -07:00 |
|
tangxifan
|
a926c74ae5
|
[Lib] Add CMake script to compile the repack design constraint library
|
2021-01-16 16:35:46 -07:00 |
|
tangxifan
|
b57dc7b898
|
[Lib] Add repack design constraint library
|
2021-01-16 16:35:13 -07:00 |
|
tangxifan
|
8578c1ecac
|
[Flow] Rename the design contraint file syntax
|
2021-01-16 15:35:13 -07:00 |
|
tangxifan
|
9154cfdeec
|
[Flow] Add comments for the design constraint file
|
2021-01-16 15:34:01 -07:00 |
|
tangxifan
|
6ab0f71896
|
[Test] Add an example of repack pin constraints file
|
2021-01-16 14:38:39 -07:00 |
|
tangxifan
|
4f1d815d7b
|
Merge pull request #173 from lnis-uofu/dev
Support Multiple Clock Definition in Testbench and SDC Generators
|
2021-01-15 16:13:46 -07:00 |
|
tangxifan
|
b8e4675a3a
|
[Tool] Add missing file
|
2021-01-15 14:48:19 -07:00 |