riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[Tool] Add missing file

This commit is contained in:
tangxifan 2021-01-15 14:48:19 -07:00
parent c4d3e7c50c
commit b8e4675a3a
1 changed files with 22 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

22
libopenfpga/libarchopenfpga/src/simulation_setting_fwd.h Normal file
View File

@ -0,0 +1,22 @@
/************************************************************************
* A header file for SimulationSetting class, including critical data declaration
* Please include this file only for using any SimulationSetting data structure
* Refer to simulation_setting.h for more details
***********************************************************************/
/************************************************************************
* Create strong id for Simulation Clock to avoid illegal type casting
***********************************************************************/
#ifndef SIMULATION_SETTING_FWD_H
#define SIMULATION_SETTING_FWD_H
#include "vtr_strong_id.h"
struct simulation_clock_id_tag;
typedef vtr::StrongId<simulation_clock_id_tag> SimulationClockId;
/* Short declaration of class */
class SimulationSetting;
#endif