riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[Lib] Add example design constraint file

This commit is contained in:
tangxifan 2021-01-16 16:36:10 -07:00
parent a926c74ae5
commit 8be12b6e82
1 changed files with 7 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
libopenfpga/librepackdc/dc_example/repack_design_constraint_example.xml Normal file
View File

@ -0,0 +1,7 @@
<repack_pin_constraints>
<pin_constraint tile="clb" x="1" y="1" pin="clk[0]" net="clk0"/>
<pin_constraint tile="clb" x="2" y="2" pin="clk[1]" net="clk1"/>
<pin_constraint tile="clb" x="-1" y="1" pin="clk[2]" net="OPEN"/>
<pin_constraint tile="clb" x="1" y="-1" pin="clk[3]" net="OPEN"/>
</repack_pin_constraints>