b91c30191a
add input and output net echo in arch bitstream database
2020-06-17 00:04:55 -06:00
19c0b57df6
ignore invalid nets when decoding bitstream
2020-06-16 22:26:36 -06:00
9d0e002532
echo path in architecture bitstream database
2020-06-16 21:29:45 -06:00
3d56cd3060
fine tuning on the script for MCNC benchmarks
2020-06-15 20:09:46 -06:00
e1a1627899
deploy load external key test case to CI
2020-06-12 21:41:21 -06:00
0d81f60fd8
add new options to openfpga task configuration files
2020-06-12 19:48:39 -06:00
559564c333
Merge remote-tracking branch 'lnis_origin/dev' into ganesh_dev
2020-06-12 17:31:14 -06:00
ba38120093
add documentation for fabric key and reorganize command references
2020-06-12 16:15:16 -06:00
41585436c8
Added external_fabric_key_file key
2020-06-12 15:37:12 -06:00
2d35848cfa
add external key test cases
2020-06-12 13:11:21 -06:00
a5055e9d26
add support about loading external fabric key
2020-06-12 13:03:11 -06:00
76b82e348f
deploy fabric key test cases to CI
2020-06-12 11:38:05 -06:00
65b387a589
develop test cases for fabric keys
2020-06-12 11:32:52 -06:00
9dbf536306
add shuffled configurable children support for top module
2020-06-12 11:16:53 -06:00
cf9c3b0f44
add write fabric to test cases
2020-06-12 10:50:23 -06:00
3499b4d3e7
add fabric key writer for top-level module
2020-06-12 10:41:34 -06:00
f081cef495
add fabric key library
2020-06-12 00:07:04 -06:00
278acee216
bug fix for 'build_fabric' command
2020-06-11 23:59:24 -06:00
9167b288b6
add options for fabric key
2020-06-11 21:50:46 -06:00
8a4ec85c39
add configurable children-related methods to module manager
2020-06-11 21:44:25 -06:00
618c7d44c5
Merge pull request #53 from LNIS-Projects/dev
...
Porting Dev branch to master
2020-06-11 20:06:58 -06:00
aaa52b6e89
start using multiple jobs in travis CI
2020-06-11 19:31:38 -06:00
60dd37e086
remove simulation settings from openfpga arch XML
...
update travis to split CI tests
fix errors in travis configuration
fixing travis errors in scripts
keep fixing travis
fix travis on build.sh
bug fixing in travis CI
bug fix in travis regression test run
fixing bugs in the travis scripts
bug fix in travis script: remove common.sh in regression test call
keep bug fixing in travis
2020-06-11 19:31:17 -06:00
58807bfcb3
remove simulation settings from openfpga arch data structure
2020-06-11 19:31:16 -06:00
068d9943e7
update all the templates and regression test cases with simulation settings
2020-06-11 19:31:16 -06:00
1842bf51e1
deploy read_openfpga_simulation_setting in CI on a single test case
2020-06-11 19:31:16 -06:00
1a006f2ddb
update documentation for separated XML files
2020-06-11 19:31:16 -06:00
f26550141f
add missing files
2020-06-11 19:31:16 -06:00
dfdfea2081
fix the bug in CMake Script due to splitted simulation setting files
2020-06-11 19:31:15 -06:00
cb09896f23
add example simulation setting for openfpga flow
2020-06-11 19:31:15 -06:00
96b58dfdbb
use new simulation setting command in openfpga shell
2020-06-11 19:31:15 -06:00
4a2f6dfae2
add read/write simulation setting commands to openfpga shell
2020-06-11 19:31:15 -06:00
15f087598c
split simulation settings to a separated XML file
2020-06-11 19:31:15 -06:00
b8bc74cc26
trying to fix the dependency problem of VPR GUI in openfpga shell
2020-06-11 19:31:15 -06:00
c87dbc4880
start using counter benchmark in regression tests
2020-06-11 19:31:15 -06:00
f73dfa2bcc
bug fixed in k6_n10_40 architecture
2020-06-11 19:31:15 -06:00
0b9971cb5c
try to deploy the memory bank protocol test case to CI
2020-06-11 19:31:14 -06:00
3c10af7f2b
bug fixed in memory bank configuration protocol which is due to the wrong Verilog port merging algorithm
2020-06-11 19:31:14 -06:00
baa2c6b7ef
update arch to support reset signal for SRAm
2020-06-11 19:31:14 -06:00
8267dad8ef
add decoder support for Z signals
2020-06-11 19:31:14 -06:00
aac2e8c805
update openfpga architecture for memory bank usage
2020-06-11 19:31:14 -06:00
82b04ae3f0
add SRAM verilog for memory bank usage
2020-06-11 19:31:14 -06:00
5368485bd6
keep bug fixing for memory bank configuration protocol. Reduce number of BL/WLs at the top-level
2020-06-11 19:31:14 -06:00
c85ccceac7
try bug fixing in memory bank configuration protocol
2020-06-11 19:31:14 -06:00
b191732d32
show vvp version in CI
2020-06-11 19:31:14 -06:00
dda6fe19ae
show iverilog version in CI
2020-06-11 19:31:14 -06:00
b9dd47d465
update documentation about memory bank configuration protocol
2020-06-11 19:31:14 -06:00
e46651e0c1
deploy preconfig regression test for memory bank to CI
2020-06-11 19:31:14 -06:00
3f9afea3e8
add preconfig testbench test case for memory bank configuration protocol
2020-06-11 19:31:14 -06:00
03e56f5ca6
deploy memory bank regression tests to CI
2020-06-11 19:31:14 -06:00
tangxifan
ganeshgore
Laboratory for Nano Integrated Systems (LNIS)