5cb104a5f6
[test] fixed a bug
2024-07-08 22:04:40 -07:00
c30eafac9f
[test] fixed a bug on clk ntwk arch where some io clocks are not tapped
2024-07-08 15:26:16 -07:00
b50acacfba
[test] fixed some bug in pin loc; Outputs are not recommend on the fringe I/O tiles
2024-07-08 15:09:31 -07:00
6492d43a01
[test] add a new test to validate perimeter cb using global tile clock
2024-07-08 11:29:20 -07:00
5c9c4d93c5
[core] typo
2024-07-08 10:46:47 -07:00
ff56139a53
[test] debugging
2024-07-07 23:07:51 -07:00
1a5e2392fc
[test] add a new testcase to validate clock network when perimeter cb is on
2024-07-07 22:32:13 -07:00
db12532eb8
[test] typo
2024-07-07 21:41:39 -07:00
439de61fd0
[test] fixed a bug on ecb support
2024-07-07 14:00:11 -07:00
a46820b7c1
[core] add a new test for bottom-left tile grouping
2024-07-05 18:00:37 -07:00
a78fddc3cb
[test] add a new testcase to validate perimeter cb
2024-07-03 19:59:24 -07:00
7e461b09f8
[core] add missing file
2024-07-02 13:22:41 -07:00
29452a7442
[test] fixed a bug on out-of-date arch
2024-07-02 11:52:19 -07:00
e00312d29e
[test] typo
2024-07-01 20:34:37 -07:00
1bfcf7574c
[test] validate region and single syntax
2024-07-01 20:33:28 -07:00
28e3cb799e
[test] update 2-clock arch and pcf
2024-06-29 17:40:20 -07:00
12c9686c27
[test] fixed some bugs on arch
2024-06-29 17:38:34 -07:00
5dd0549aed
[core] typo
2024-06-29 17:17:54 -07:00
bc2f02866d
[test] update testcase for 2-clk on programmable clock network
2024-06-29 17:17:05 -07:00
286df30947
[test] update clock arch xml syntax
2024-06-29 11:02:17 -07:00
67554cb8d8
[test] now use correct pcf for clock network testcases
2024-06-29 10:04:03 -07:00
8bc37080fa
[core] debuggging
2024-06-28 23:06:21 -07:00
1c69365938
[core] debugging
2024-06-28 18:17:38 -07:00
f1a4304ee7
[test] add new testcases for validate clock tree disable functions
2024-06-28 13:43:53 -07:00
ad5795bece
[test] add extra options to route clock rr_graph command in examples
2024-06-28 13:39:41 -07:00
cab649893b
[core] update clock architecture
2024-06-26 18:06:39 -07:00
2cbb04b90d
[test] add a new testcase to validate programmable clock network with internal drivers
2024-06-25 11:58:05 -07:00
9bb076d892
[test] fixed a bug on pin mapping of tetbenche
2024-06-21 20:29:21 -07:00
8d7dba2d57
[test] add a new testcase to programmable clock network on supporting reset signals
2024-06-21 18:13:37 -07:00
6c5988575c
[test] update clock network testcase
2024-06-21 16:59:21 -07:00
8f2974d7a1
[test] update golden copies
2024-05-29 10:31:19 -07:00
f25081eb31
[test] add a new test to validate ecb when tile modules are used
2024-05-20 21:10:49 -07:00
852b01aaff
[test] rework
2024-05-20 17:20:04 -07:00
a9a5fbee34
[test] add fully connected feedback connections to directlist
2024-05-20 17:02:20 -07:00
807c37d3ff
[test] fixed some bugs
2024-05-20 13:47:22 -07:00
653521755b
[test] add new testcase for ecb to basic regtest
2024-05-20 12:09:12 -07:00
372e386330
[test] add new tests to verify rr graph preloading in two file formats
2024-05-09 23:10:45 -07:00
b8b8fb6d3b
[test] update golden files
2024-05-07 13:25:23 -07:00
81730da7b2
[test] update golden files
2024-05-07 13:25:04 -07:00
e72d71fe28
[test] update golden outputs
2024-05-07 13:24:45 -07:00
deee75f828
[test] use a different W to avoid vvp collapse
2024-05-07 12:20:58 -07:00
7a0cd764d3
[test] fixed some bugs
2024-05-07 11:23:33 -07:00
13f8dd096e
[test] create a new example script for fixed routing W case
2024-05-07 10:24:15 -07:00
00f39d55ab
[test] now use fixed routing channel width
2024-05-06 23:32:27 -07:00
c334a0a792
[test] fixed a bug and add golden outputs
2024-05-02 22:07:22 -07:00
dd577e37e0
LUTRAM Support ( #1595 )
...
* BRAM preload data - generic way to extract data from design
* Add docs and support special __layout__ case
* Add test
* Fix warning
* Change none-fabric to non-fabric
* LUTRAM Support Phase 1
* Add Test
* Add more protocol checking to enable LUTRAM feature
* Move the config setting under config protocol
* Revert any changes
---------
Co-authored-by: chungshien-chai <chungshien.chai@gmail.com>
2024-04-19 14:46:38 -07:00
1af8a4ae4f
[test] add golden outputs
2024-04-11 15:20:34 -07:00
20ba0e1dd5
[test] add new testcases to validate options of write_fabric_pin_physical_location
2024-04-11 15:06:50 -07:00
0c680ec426
[test] now test regex as module name for fabric pin physical location
2024-04-11 15:01:19 -07:00
4dedee4011
[test] add a new test case to basic reg test to validate write_fabric_pin_physical_location command
2024-04-11 12:59:13 -07:00
3824b006cc
[test] add new golden outputs
2024-03-29 12:06:00 -07:00
20386945bd
[test] add a new testcase to validate dump waveform
2024-03-29 11:53:55 -07:00
5c839c1858
[test] debug
2023-12-08 13:52:52 -08:00
99f1c5493c
[test] add a new testcase to support vcs
2023-12-08 13:45:23 -08:00
8e875f3453
[test] add a new test case to validate the new feature
2023-11-02 21:08:36 -07:00
7d83fc914c
[core] ad a new test case
2023-10-06 18:31:54 -07:00
5aa206e616
[core] fixed some bugs
2023-09-25 22:27:24 -07:00
60b8c396dc
[test] add a new test
2023-09-25 21:25:21 -07:00
663c9c9fa1
[test] add a new test to validate the tile port merge feature
2023-09-25 18:34:34 -07:00
a1ed277a88
[test] typo
2023-09-23 15:12:02 -07:00
00e1a5df11
[test] fixed some bugs
2023-09-23 12:44:47 -07:00
195aa7a9a8
[test] developing new test to increase coverage on module renaming
2023-09-23 12:40:20 -07:00
f3279bd885
[test] now use 4x4 fabric to check the using index netlists
2023-09-20 22:49:47 -07:00
eeb1bd6662
[core] fixed some bugs
2023-09-17 23:16:15 -07:00
3fd60a165d
[test] typo
2023-09-17 17:42:15 -07:00
11e976ec92
[test] add a new test to validate renaming on fpga top/core modules
2023-09-17 17:38:37 -07:00
0ef1e0bde5
[test] add a new test to validate renaming rules
2023-09-17 13:29:12 -07:00
559fa45d89
[test] add a new test to validate module renaming using index
2023-09-16 17:55:52 -07:00
1287097ce5
[test] update golden netlists
2023-09-06 22:51:38 -07:00
401f8098a6
[test] update golden copies
2023-09-06 17:35:03 -07:00
db0bb291c2
[test] update settings
2023-08-22 15:22:48 -07:00
56cedf6c8b
[test] added a new test case to validate the support on different wire segment distribution on X and Y
2023-08-22 11:20:14 -07:00
1b132fd667
[test] add a new testcase to validate the support on different routing channel width on X and Y
2023-08-22 11:06:12 -07:00
15a8d8a76a
[test] added a new test to validate combo: group_tile, group_config_block, io subtile, tile annotation
2023-08-18 21:59:06 -07:00
5f6050d404
[test] add a new test to validate combo: group tile, tile annotation and subtile
2023-08-18 21:48:40 -07:00
5ac8919ce0
[test] add a new testcase to validate subtile with tile annotations
2023-08-18 21:37:15 -07:00
e82e4f487e
[test] add a new test to validate io subtile support
2023-08-18 11:13:34 -07:00
3ac3eb4624
[test] adding more flavor to the L shape
2023-08-17 15:08:27 -07:00
85bc890009
[test] add a new test to validate comb options of group tile, group config block and L shape fabric
2023-08-17 14:52:30 -07:00
2f49c25f09
[test] updated
2023-08-11 21:19:06 -07:00
b155e660ee
[test] fixed a bug
2023-08-11 16:55:35 -07:00
253d5fa26c
[core] a new test to validate the L shape in homo geneous fpga
2023-08-11 13:05:46 -07:00
dc0eec8b81
[test] added a new test to validate L shapre
2023-08-11 12:49:38 -07:00
0e9cf6e909
[test] added a new testcase to validate heterogeneous fpga using group config block
2023-08-06 22:11:38 -07:00
3e33f262bc
[test] added a new test to validate group_config_block support when fpga_core wrapper is enabled
2023-08-06 18:59:24 -07:00
46b1de08c6
[test] fixed a bug
2023-08-05 22:07:46 -07:00
b7048d3dc8
[test] adding new tests to validate group config block
2023-08-03 22:30:41 -07:00
667c5f8944
[test] fixed a bug on the testcase
2023-07-27 22:02:28 -07:00
952e84fce1
[test] now heterogeneous testcases for tile modules pass
2023-07-27 20:30:32 -07:00
beaa687a20
[core] fixed bugs on supporting heterogeneous blocks in tile modules
2023-07-27 20:29:18 -07:00
65995d7c13
[test] add a new testcase to validate the heterogeneous fpga fabric when using tile modules
2023-07-27 17:03:02 -07:00
46e58a56cb
[test] added a new test case to validate clock network when using the tile modules
2023-07-27 16:39:48 -07:00
81d699a723
[test] added a new testcase to validate carry chain connections in tile modules
2023-07-27 16:18:30 -07:00
e9f2adf3f9
[test] add a new testcase to validate carry chain connections when using tile modules
2023-07-27 16:06:43 -07:00
1ea8a33d4b
[test] add a new testcase to validate global tile connections on tile modules
2023-07-27 15:57:38 -07:00
a2848940df
[test] add a new testcase to ease debugging
2023-07-26 22:32:03 -07:00
5685fbd5e8
[test] adding a new test case to validate the tile modules on 4x4 fabric
2023-07-26 22:17:39 -07:00
bb837f4f79
[test] update golden netlists
2023-07-25 23:39:59 -07:00
0db4ef62e8
[test] add a new test for tile-based fabric: using preconfig testbenches
2023-07-25 15:48:14 -07:00
82fe63297a
[test] add a new test for top-left tile grouping
2023-07-19 11:22:36 -07:00
tangxifan
chungshien