tangxifan
|
5558932762
|
use sorted edges in building routing modules
|
2020-03-08 15:31:41 -06:00 |
|
tangxifan
|
7a7f8374b3
|
start deploying edge sorting in uniquifying SB modules
|
2020-03-08 15:24:34 -06:00 |
|
tangxifan
|
f9499afe04
|
remove unused variable
|
2020-03-08 15:00:01 -06:00 |
|
tangxifan
|
0c7aa2581d
|
update vpr8 version with hotfix on undriven pins in GSB
|
2020-03-08 14:58:56 -06:00 |
|
tangxifan
|
b219b096ee
|
hotfix on removing dangling inputs from GSB, which are CLB direct output
|
2020-03-08 13:54:49 -06:00 |
|
tangxifan
|
0fbf3fca41
|
start developing edge sorting inside RRGSB
|
2020-03-07 23:30:55 -07:00 |
|
tangxifan
|
ca92c2717f
|
bug fix for tile directs
|
2020-03-07 16:00:32 -07:00 |
|
tangxifan
|
e48c2b116d
|
bug fixing for duplicated grid pin names
|
2020-03-07 15:46:12 -07:00 |
|
tangxifan
|
37423729ec
|
bug fixing for naming the duplicated pins
|
2020-03-07 15:44:57 -07:00 |
|
tangxifan
|
c36c302052
|
looks like tileable routing is working
|
2020-03-06 17:16:53 -07:00 |
|
tangxifan
|
f54f46483b
|
start debugging tileable rr_graph generator
|
2020-03-06 17:02:22 -07:00 |
|
tangxifan
|
5be118d695
|
tileable rr_graph builder ready to debug
|
2020-03-06 16:18:45 -07:00 |
|
tangxifan
|
245a379c4f
|
start plug in tileable rr_graph builder
|
2020-03-06 16:03:00 -07:00 |
|
tangxifan
|
3eb59d201f
|
adapt top function of tileable rr_graph builder
|
2020-03-06 15:24:26 -07:00 |
|
tangxifan
|
441a307100
|
add routing chan width corrector to rr_graph builder utils
|
2020-03-06 14:54:40 -07:00 |
|
tangxifan
|
441de12936
|
adapt Fc in gsb connection builder to use VPR8 Fc builder
|
2020-03-06 14:43:12 -07:00 |
|
tangxifan
|
8d350ee22f
|
adapt tileable rr_graph edge builder to rr_graph object
|
2020-03-05 20:50:21 -07:00 |
|
tangxifan
|
328488f357
|
adapt chan rr node builder to use rr_graph obj
|
2020-03-05 20:15:16 -07:00 |
|
tangxifan
|
5067dd846e
|
adapting channel rr_node builder for tileable rr_graph
|
2020-03-05 17:47:48 -07:00 |
|
tangxifan
|
850788eace
|
adapt tileable rr_graph node builder for rr_graph object
|
2020-03-05 17:15:49 -07:00 |
|
tangxifan
|
de62ce8872
|
add node builder for tileable rr_graph builder
|
2020-03-05 15:34:04 -07:00 |
|
tangxifan
|
646ee90937
|
bring tileable gsb builder for rr_graph online
|
2020-03-04 18:19:53 -07:00 |
|
tangxifan
|
4455615980
|
adapt tileable routing channel detail builder
|
2020-03-04 14:21:35 -07:00 |
|
tangxifan
|
6e83154703
|
move rr_gsb and rr_chan to tileable rr_graph builder
|
2020-03-04 14:14:28 -07:00 |
|
tangxifan
|
4b7d2221d1
|
adapt rr_graph builder utilized functions and move rr_graph utils from openfpga to vpr
|
2020-03-04 13:55:53 -07:00 |
|
tangxifan
|
524798799c
|
start adapting tileable rr_graph builder. Bring channel node detail data structure online
|
2020-03-04 11:21:34 -07:00 |
|
tangxifan
|
7fcd27e000
|
now we give explicit instance name to each interconnect inside grid. Thus resolve the problem in sdc writer
|
2020-03-03 12:29:58 -07:00 |
|
tangxifan
|
3241d8bd37
|
put analysis sdc writer online. Minor bug in redudant '/' to be fixed
|
2020-03-02 19:54:18 -07:00 |
|
tangxifan
|
037c7e5c43
|
adapt top-level function for analysis SDC writer
|
2020-03-02 17:58:44 -07:00 |
|
tangxifan
|
24f7416c71
|
adapt analysis SDC writer for grids
|
2020-03-02 17:15:01 -07:00 |
|
tangxifan
|
6474183539
|
adapt analysis SDC writer for routing modules
|
2020-03-02 14:29:58 -07:00 |
|
tangxifan
|
543cff58b9
|
start porting analysis SDC writer
|
2020-03-02 13:44:08 -07:00 |
|
tangxifan
|
a17c14c363
|
clean-up command addition and add fabric bitstream building to sample script
|
2020-03-02 10:39:19 -07:00 |
|
tangxifan
|
aa66042dfb
|
move simulation setting annotation to a separated source file
|
2020-02-29 15:19:02 -07:00 |
|
tangxifan
|
7b18f7cd09
|
now the auto select number of clocks in simulation is online
|
2020-02-29 13:29:16 -07:00 |
|
tangxifan
|
3807a940f4
|
fixed critical bugs in bitstream generation and now we pass microbenchmarks
|
2020-02-28 16:45:50 -07:00 |
|
tangxifan
|
9fd184e3ab
|
rm out-of-date script
|
2020-02-28 15:42:18 -07:00 |
|
tangxifan
|
05ebd77d7d
|
start debugging with micro benchmarks. Spot problem in local routing
|
2020-02-28 15:41:32 -07:00 |
|
tangxifan
|
a6c2d2c7d1
|
bug fixed for io location mapping
|
2020-02-28 14:46:01 -07:00 |
|
tangxifan
|
80bb2baae5
|
start verification and bug fixing
|
2020-02-28 14:29:01 -07:00 |
|
tangxifan
|
542fadaaae
|
allow users to use VPR critical path delay in OpenFPGA simulation
|
2020-02-28 12:10:27 -07:00 |
|
tangxifan
|
de8425874c
|
use user defined critical path delay in SDC generation
|
2020-02-28 11:24:39 -07:00 |
|
tangxifan
|
092e10afda
|
bring pnr sdc generator online and fixed minor bugs in bitstream writing
|
2020-02-28 11:14:50 -07:00 |
|
tangxifan
|
e45fa18c4c
|
adapt PnR SDC writer
|
2020-02-28 10:06:35 -07:00 |
|
tangxifan
|
89c51b70e3
|
split sdc option into two categories which will be called by different commands
|
2020-02-28 09:48:58 -07:00 |
|
tangxifan
|
fdcb982903
|
adapt pnr sdc grid writer
|
2020-02-27 21:06:33 -07:00 |
|
tangxifan
|
b4ed931ac6
|
adapt sdc routing writer
|
2020-02-27 20:35:56 -07:00 |
|
tangxifan
|
d136ac236f
|
adapt sdc memory utils
|
2020-02-27 19:39:57 -07:00 |
|
tangxifan
|
78476ca774
|
adapt sdc writer utils
|
2020-02-27 19:36:28 -07:00 |
|
tangxifan
|
8322b1623d
|
start porting SDC generator
|
2020-02-27 19:30:36 -07:00 |