tangxifan
|
f9a2bb0490
|
Reorganize task directory
|
2020-07-04 19:06:41 -06:00 |
|
tangxifan
|
7f5710276f
|
now use release mode in CI compilation
|
2020-07-04 17:32:31 -06:00 |
|
tangxifan
|
4f8260a7ba
|
remove obselete codes and update regression tests
|
2020-07-04 17:31:34 -06:00 |
|
tangxifan
|
033c92c365
|
precisely reserve memory for child blocks in bitstream manager
|
2020-07-03 22:47:21 -06:00 |
|
tangxifan
|
46f038c829
|
bug fix in grid config block allocation
|
2020-07-03 20:46:04 -06:00 |
|
tangxifan
|
f040fc78a9
|
now reserve blocks in bitstream manager can accurately capture the size
|
2020-07-03 20:06:12 -06:00 |
|
tangxifan
|
8067a13346
|
bug fix for memory bank due to encoding bl/wl addresses in fabric bitstream
|
2020-07-03 15:56:20 -06:00 |
|
tangxifan
|
2a9377b3f4
|
use encoded address in storage of fabric bitstream to save memory
|
2020-07-03 15:12:29 -06:00 |
|
tangxifan
|
1f38e17111
|
bug fix for naming conflicts in mux local encoder and architecture decoders
|
2020-07-03 14:12:13 -06:00 |
|
tangxifan
|
70d9678578
|
reserve child block in bistream manager
|
2020-07-03 14:04:10 -06:00 |
|
tangxifan
|
7d9c36aae1
|
use length instead of msb in bitstream manager for block bits to save memory
|
2020-07-03 12:06:15 -06:00 |
|
tangxifan
|
2783fda344
|
use index range instead of vector for block bitstream
|
2020-07-03 11:42:38 -06:00 |
|
tangxifan
|
6ea857ae6c
|
use fast method to inquire number of bits and blocks in bitstream databases
|
2020-07-03 10:55:25 -06:00 |
|
tangxifan
|
6397cbe9d2
|
remove unused data in bitstream manager to compact memory usage
|
2020-07-03 10:35:35 -06:00 |
|
tangxifan
|
7ca1a5bdc1
|
Fabric bitstream now allocates vectors in conditions for memory efficiency
|
2020-07-03 10:17:03 -06:00 |
|
tangxifan
|
8a45e48a1c
|
minor fix
|
2020-07-02 22:27:48 -06:00 |
|
tangxifan
|
246b4d5ac6
|
reserve block bits to save memory
|
2020-07-02 21:52:32 -06:00 |
|
tangxifan
|
043fb54206
|
remove unused data in bitstream database
|
2020-07-02 20:53:18 -06:00 |
|
tangxifan
|
9799fea48f
|
optimizing bitstream storage
|
2020-07-02 19:33:53 -06:00 |
|
tangxifan
|
dee4be96af
|
reserve all the input/output net storage in bitstream manager
|
2020-07-02 19:17:34 -06:00 |
|
tangxifan
|
f97e3bfba6
|
add timer to openfpga shell
|
2020-07-02 18:02:33 -06:00 |
|
tangxifan
|
1c634e4600
|
add missing task file for generate bitstream test case
|
2020-07-02 17:24:51 -06:00 |
|
tangxifan
|
81c9fcb7c0
|
bug fix when optimizing the fabric bitstream data structure
|
2020-07-02 16:41:32 -06:00 |
|
tangxifan
|
adea6fcec4
|
add bitstream generation only test case to CI
|
2020-07-02 16:31:22 -06:00 |
|
tangxifan
|
adee87569d
|
enable fast bitstream building by creating a frame view of fabric
|
2020-07-02 16:25:36 -06:00 |
|
tangxifan
|
e82d0d9f34
|
drop id list in bitstream manager to save memory usage
|
2020-07-02 16:18:32 -06:00 |
|
tangxifan
|
9608cefa86
|
remove id vector in fabric bitstream database and replace with more memory efficient implementation
|
2020-07-02 16:08:50 -06:00 |
|
tangxifan
|
9f19c36a89
|
use char in fabric bitstream to save memory footprint
|
2020-07-02 15:56:50 -06:00 |
|
tangxifan
|
405824081b
|
reserve configuration blocks and bits in bitstream manager builder to be memory efficient
|
2020-07-02 15:28:52 -06:00 |
|
tangxifan
|
b85af57971
|
optimizing fabric bitsteream memory footprint
|
2020-07-02 12:39:18 -06:00 |
|
tangxifan
|
ac22ba28e4
|
add config protocol type information to simulation ini file
|
2020-07-02 12:26:59 -06:00 |
|
tangxifan
|
81ecfa3197
|
add comments to clarify how to select CB ports when connecting to SBs at the top level
|
2020-07-01 14:44:40 -06:00 |
|
tangxifan
|
0a3c746fb1
|
now split CB module bus ports into lower/upper parts
|
2020-07-01 14:37:13 -06:00 |
|
tangxifan
|
cb2baed257
|
bug fix in simulation ini GPIO width
|
2020-07-01 13:39:12 -06:00 |
|
tangxifan
|
b74dde919d
|
add additional information in the simulation ini file for UVM
|
2020-07-01 13:07:39 -06:00 |
|
tangxifan
|
e688ca1388
|
update fabric bitstream writer to support various configuration protocols
|
2020-07-01 11:54:28 -06:00 |
|
tangxifan
|
73e75bf456
|
add readme for OpenFPGA architecture naming
|
2020-07-01 10:27:21 -06:00 |
|
tangxifan
|
20cf4acda0
|
add readme for architecture file naming
|
2020-07-01 09:54:13 -06:00 |
|
tangxifan
|
1015880d0e
|
use easy-to-access net look up in switch block module builder
|
2020-06-30 18:15:41 -06:00 |
|
tangxifan
|
05187f8aa4
|
use typedef to short the module pin information
|
2020-06-30 18:07:22 -06:00 |
|
tangxifan
|
2e7684b746
|
adapt bus ports in connection block module builder
|
2020-06-30 17:50:53 -06:00 |
|
tangxifan
|
2ef083c49d
|
adapt SB module builder to use bus ports
|
2020-06-30 16:02:40 -06:00 |
|
tangxifan
|
f023652ac4
|
keep optimizing memory footprint of module manager by using net terminal storage
|
2020-06-30 14:18:05 -06:00 |
|
tangxifan
|
f49cabeeda
|
optimize memory efficiency for module net id storage
|
2020-06-30 11:33:06 -06:00 |
|
tangxifan
|
23bcad0678
|
use more robust net builder in inter tile connections
|
2020-06-30 10:49:17 -06:00 |
|
tangxifan
|
025d4a3599
|
use efficient net builder in top module connection builder
|
2020-06-29 23:28:26 -06:00 |
|
tangxifan
|
e7d5736269
|
add profile time to top module builder for better spot on runtime/memory overhead sources
|
2020-06-29 23:17:03 -06:00 |
|
tangxifan
|
57e6c84252
|
add reserve net sources and sinks to module manager
|
2020-06-29 22:49:11 -06:00 |
|
tangxifan
|
66746f69da
|
optimizing memory efficiency by reserving nets in module manager
|
2020-06-29 21:27:43 -06:00 |
|
tangxifan
|
e9937954f2
|
optimizing the constant writing in Verilog for single bits
|
2020-06-29 12:29:25 -06:00 |