tangxifan
|
4f1d815d7b
|
Merge pull request #173 from lnis-uofu/dev
Support Multiple Clock Definition in Testbench and SDC Generators
|
2021-01-15 16:13:46 -07:00 |
|
tangxifan
|
b8e4675a3a
|
[Tool] Add missing file
|
2021-01-15 14:48:19 -07:00 |
|
tangxifan
|
c4d3e7c50c
|
[Doc] Update documentation for the new XML syntax in simulation settings
|
2021-01-15 12:30:26 -07:00 |
|
tangxifan
|
87b2c1f3b8
|
[Tool] Upgrade openfpga engine to support multi-clock frequency definiton and their usage in testbench/SDC generation
|
2021-01-15 12:01:53 -07:00 |
|
tangxifan
|
89f9d24d32
|
[Flow] Update simulation settings for multiple clock to allow unique clock port name
|
2021-01-15 10:35:43 -07:00 |
|
tangxifan
|
dbed04b53b
|
[Flow] Reduce the number of clock cycles to simulation in example sim setting XML for a light test run in CI
|
2021-01-14 15:42:21 -07:00 |
|
tangxifan
|
3b5394b45f
|
[Test] Now use dedicated simulation settings for the 4-clock architecture
|
2021-01-14 15:40:16 -07:00 |
|
tangxifan
|
852f5bb72e
|
[Tool] Update simulation setting object to support multi-clock and associated XML parsers/writers
|
2021-01-14 15:38:24 -07:00 |
|
tangxifan
|
923f3a3401
|
[Flow] Add an example simulation settings for a 4-clock FPGA fabric
|
2021-01-13 17:29:39 -07:00 |
|
tangxifan
|
ec587a6d46
|
Merge pull request #172 from lnis-uofu/dev
Basic Support on Multi-Clock Fabric Netlist Generation and Testbench Generation
|
2021-01-13 17:14:56 -07:00 |
|
tangxifan
|
2b959290e9
|
[Test] Deploy multi-clock test to CI
|
2021-01-13 15:44:19 -07:00 |
|
tangxifan
|
9a906e787b
|
[Benchmark] Add post-yosys .v file for counter 4-bit with dual clock
|
2021-01-13 15:43:31 -07:00 |
|
tangxifan
|
314e458632
|
[Test] Update task configuration to use post-yosys .v file in verification
|
2021-01-13 15:42:45 -07:00 |
|
tangxifan
|
c5a2027f36
|
[Flow] Use implicit port mapping to avoid renaming problem between yosys and VPR
|
2021-01-13 15:41:48 -07:00 |
|
tangxifan
|
7af6d7f07d
|
[Benchmark] change the pin sequence of counter4bit_2clock to be easy for testbench generation
|
2021-01-13 15:38:44 -07:00 |
|
tangxifan
|
9cc9e45b4b
|
[Tool] Apply a dirty fix to Verilog testbench generator so that multi-clock testbench can be generated
|
2021-01-13 15:13:19 -07:00 |
|
tangxifan
|
91f12071d5
|
[Test] Use counter4bit in the multi-clock test
|
2021-01-13 13:34:59 -07:00 |
|
tangxifan
|
ccf3e037ff
|
[Benchmark] Change multi-clock counter from 8-bit to 4-bit
|
2021-01-13 13:31:06 -07:00 |
|
tangxifan
|
250adb01cf
|
[Test] Update test case to use blif_vpr flow with detailed explaination on the choice
|
2021-01-13 13:18:31 -07:00 |
|
tangxifan
|
c0da6b900a
|
[Tool] Bug fix in creating multi-bit clock port connections
|
2021-01-12 18:38:00 -07:00 |
|
tangxifan
|
99e2a068fb
|
[Test] Add a test case for multi-clock
|
2021-01-12 18:06:25 -07:00 |
|
tangxifan
|
2f1aceda67
|
[Doc] Update documentation about architecture naming rules
|
2021-01-12 18:01:24 -07:00 |
|
tangxifan
|
9fa49c401c
|
[Arch] Add openfpga architecture which uses 4 global clocks
|
2021-01-12 18:00:22 -07:00 |
|
tangxifan
|
16b4e89326
|
[Doc] Update documentation for VPR architectures
|
2021-01-12 17:57:40 -07:00 |
|
tangxifan
|
7ccdff4543
|
[Arch] Add an architecture using 4 clocks
|
2021-01-12 17:55:57 -07:00 |
|
tangxifan
|
3790f2c26a
|
[Benchmark] Add 2-clock micro benchmark
|
2021-01-12 17:48:52 -07:00 |
|
tangxifan
|
a0b9f2b40d
|
Merge pull request #170 from lnis-uofu/dev
Extended Support on Defining Global Ports from Physical Tile Ports
|
2021-01-11 10:02:31 -07:00 |
|
tangxifan
|
30aaab0c2e
|
[Test] Deploy new test to CI
|
2021-01-10 11:53:49 -07:00 |
|
tangxifan
|
65b2fe3ab7
|
[Tool] Bug fix in the global tile connection by considering all the subtiles
|
2021-01-10 11:52:38 -07:00 |
|
tangxifan
|
e58e1e86c2
|
[Test] Update test case to use new shell script
|
2021-01-10 11:09:10 -07:00 |
|
tangxifan
|
18d2a8ce19
|
[Flow] Add new script for fixed device layout using global tile clock
|
2021-01-10 11:08:02 -07:00 |
|
tangxifan
|
aaf582acc5
|
[Arch] Bug fix
|
2021-01-10 11:05:57 -07:00 |
|
tangxifan
|
1c68e43acf
|
[Test] Add new test case for registerable I/O architecture
|
2021-01-10 11:00:21 -07:00 |
|
tangxifan
|
f21d22f691
|
[Doc] Update README for new architectures
|
2021-01-10 10:54:59 -07:00 |
|
tangxifan
|
dfb3e32147
|
[Arch] Add openfpga archiecture for registerable I/O
|
2021-01-10 10:54:41 -07:00 |
|
tangxifan
|
853e7b1a40
|
[Arch] Add vpr architecture where I/O can be either combinational or registered
|
2021-01-10 10:54:09 -07:00 |
|
tangxifan
|
43418cd76b
|
[Test] Deploy pipeplined and2 to test cases
|
2021-01-10 10:28:22 -07:00 |
|
tangxifan
|
6521aa2e7a
|
[Benchmark] Bug fix in pipelined and2 benchmark
|
2021-01-10 10:27:59 -07:00 |
|
tangxifan
|
4412bbd084
|
[Benchmark] Add a micro benchmark to test pipelined architecture
|
2021-01-10 10:21:30 -07:00 |
|
tangxifan
|
0c808bec41
|
[Doc] Add clarification for defining multi-bit global tile ports
|
2021-01-09 20:00:16 -07:00 |
|
tangxifan
|
4124777948
|
[Tool] Set (x,y) to be optional XML syntax in tile annotation
|
2021-01-09 18:56:41 -07:00 |
|
tangxifan
|
2324edc522
|
[Doc] Update documentation for upgraded tile annotation
|
2021-01-09 18:55:16 -07:00 |
|
tangxifan
|
9a441fa5cc
|
[Tool] Upgrade openfpga to support extended global tile port definition
|
2021-01-09 18:47:12 -07:00 |
|
tangxifan
|
0b74575606
|
[Arch] Update arch using global reset tile port
|
2021-01-09 18:04:55 -07:00 |
|
tangxifan
|
7b24da267a
|
[Arch] Remove port size XML syntax
|
2021-01-09 16:30:46 -07:00 |
|
tangxifan
|
9f12b25a24
|
[Arch] Add port size to global port defined thru tile annotation
|
2021-01-09 16:23:28 -07:00 |
|
tangxifan
|
0f5f0a3527
|
[Arch] Add x,y coordinates to global port definition
|
2021-01-09 15:50:09 -07:00 |
|
tangxifan
|
a14a56772a
|
[Arch] Introduce new XML syntax for global port in tile annotation
|
2021-01-09 15:48:42 -07:00 |
|
tangxifan
|
e86a929154
|
Merge pull request #168 from lnis-uofu/yosys_bump_submodule
Bumping yosys submodule with the latest changes done in yosys repo re…
|
2021-01-09 13:32:30 -07:00 |
Lalit Sharma
|
8a5741b1ae
|
Bumping yosys submodule with the latest changes done in yosys repo related to OpenFPGA flow
|
2021-01-08 07:08:24 -08:00 |