tangxifan
|
80f98328df
|
[Test] Update test settings for architecture with fracturable DSP blocks
|
2021-04-24 15:16:50 -06:00 |
|
tangxifan
|
1c6b9a23d7
|
[Test] Add new test for multi-mode 16-bit DSP blocks
|
2021-04-24 13:29:29 -06:00 |
|
tangxifan
|
189c94ff19
|
[Test] Deploy new mac benchmarks to tests
|
2021-04-23 20:44:14 -06:00 |
|
tangxifan
|
8c970a792a
|
[Test] Add a new test case for heterogeneous FPGA using single-mode 8-bit multiplier
|
2021-03-23 15:33:00 -06:00 |
|
tangxifan
|
b90a17543d
|
[Test] Add new test case to test default nettype in different verilog syntax
|
2021-02-28 16:16:45 -07:00 |
|
tangxifan
|
9f4d05da67
|
[Test] Bug fix for new test case
|
2021-02-28 16:11:30 -07:00 |
|
tangxifan
|
18a7041424
|
[Test] Add default net type test for explicit port mapping
|
2021-02-28 12:31:32 -07:00 |
|
tangxifan
|
ff29cc3dff
|
[Test] Move tests to a test group
|
2021-02-28 12:23:35 -07:00 |
|
tangxifan
|
9cb1ca42fe
|
[Test] Deploy default net type option to test case
|
2021-02-28 12:20:43 -07:00 |
|
tangxifan
|
d85d6e964e
|
Merge pull request #227 from watcag/master
Standard-cell flow
|
2021-02-17 10:11:34 -07:00 |
|
tangxifan
|
3ae501a5ea
|
[Test] Update test case to use dedicated eblif file
|
2021-02-09 15:51:57 -07:00 |
|
tangxifan
|
2b51b36dd6
|
[Test] Now use the super LUT arch in the test case
|
2021-02-09 15:27:44 -07:00 |
|
tangxifan
|
56284059de
|
[Test] Add a test case for a super LUT
|
2021-02-09 15:25:32 -07:00 |
Nachiket Kapre
|
6bb2e29f17
|
default to ns for time unit -- synopsys dc whines
|
2021-02-09 17:04:52 -05:00 |
|
Nachiket Kapre
|
87c69460df
|
what is going on
|
2021-02-09 11:33:08 -05:00 |
|
Nachiket Kapre
|
cc74c6268a
|
trying fix chan width
|
2021-02-09 11:28:19 -05:00 |
|
Nachiket Kapre
|
b14b5f975d
|
adding sweep for W
|
2021-02-09 08:48:25 -05:00 |
|
Nachiket Kapre
|
d040ba569c
|
merge for consideration;
|
2021-02-08 21:29:34 -05:00 |
|
Nachiket Kapre
|
94f858fcde
|
merge for consideration;
|
2021-02-08 21:27:01 -05:00 |
|
tangxifan
|
8853370c60
|
[Script, Benchmark, Test] Now use circuit format in openfpga shell script to specify eblif file
|
2021-02-04 20:20:10 -07:00 |
|
tangxifan
|
31441c0b64
|
[Test] Deploy adder_8 to soft adder test
|
2021-02-03 09:26:38 -07:00 |
|
tangxifan
|
8e36ed1ab6
|
[Test] Update task configuration to use and2 eblif
|
2021-02-02 15:01:15 -07:00 |
|
tangxifan
|
5e2847bc41
|
[Test] Update test case to use eblif file
|
2021-02-02 09:33:41 -07:00 |
|
tangxifan
|
9ff5e7926b
|
[Test] Update test case to use the adder benchmark
|
2021-02-02 09:24:39 -07:00 |
|
tangxifan
|
04594cb7ab
|
[Test] Adapt bitstream annotatin file to parser's requirement
|
2021-02-01 17:38:36 -07:00 |
|
tangxifan
|
280c9620aa
|
[Test] Add an example bitstream annotation file
|
2021-02-01 16:01:21 -07:00 |
|
tangxifan
|
940dce469a
|
[Test] Bug fix for test case configuration
|
2021-02-01 11:19:47 -07:00 |
|
tangxifan
|
a80acfb547
|
[Test] Add new test case to CI script
|
2021-02-01 11:16:12 -07:00 |
|
tangxifan
|
af630dab1e
|
[Test] Add soft adder test case. This is placeholder. Test arch will be elaborated
|
2021-02-01 10:53:38 -07:00 |
|
tangxifan
|
9cce411eda
|
[Test] Add adder test cases
|
2021-02-01 10:42:24 -07:00 |
|
tangxifan
|
e58e1e86c2
|
[Test] Update test case to use new shell script
|
2021-01-10 11:09:10 -07:00 |
|
tangxifan
|
1c68e43acf
|
[Test] Add new test case for registerable I/O architecture
|
2021-01-10 11:00:21 -07:00 |
|
tangxifan
|
b8559249dc
|
[Test] Bug fix in task configuration file
|
2020-11-25 22:23:27 -07:00 |
|
tangxifan
|
26e4db56ad
|
[Test] Add new test case for the native fracturable LUT4
|
2020-11-25 22:21:23 -07:00 |
|
tangxifan
|
617f7e3062
|
[Flow] disable signal initialization for behavioral verilog generation
|
2020-11-22 21:13:22 -07:00 |
|
tangxifan
|
655da9f3d0
|
[Flow] Rename OpenFPGA shell script folder name to consistent with naming convention
|
2020-11-22 16:37:19 -07:00 |
|
tangxifan
|
6b48ee7f0b
|
[Test] Add new test for caravel io support
|
2020-11-04 20:58:40 -07:00 |
|
tangxifan
|
65ca53ac98
|
[Test] Update test case with the new arch name
|
2020-11-02 13:16:42 -07:00 |
|
tangxifan
|
bc00dee858
|
[Test] Add test case for embedded I/O
|
2020-11-02 12:28:25 -07:00 |
|
tangxifan
|
179ae355d0
|
[Test] Do not run icarus verification for non const input test case. Icarus cannot handle the comb. loops
|
2020-10-13 12:02:26 -06:00 |
|
tangxifan
|
97c3bf7ea0
|
[Test] Add a test case for non-constant input multiplexers
|
2020-10-13 11:58:17 -06:00 |
|
tangxifan
|
570b494df7
|
[Test] Add test case for using GND signal as constant input for routing multiplexers
|
2020-10-13 11:38:54 -06:00 |
|
tangxifan
|
82e7b159ce
|
[Regression test] Add test case for fracturable LUT using AND gate to switch modes
|
2020-10-10 20:26:41 -06:00 |
|
tangxifan
|
d4d02ab16a
|
[Regression Test] Move fabric key tests to basic tests
|
2020-09-29 14:22:23 -06:00 |
|
tangxifan
|
ff6570df9d
|
[Regression Test] Bug fix for fabric key test cases using multiple regions and deploy tests to CI
|
2020-09-29 14:19:40 -06:00 |
|
tangxifan
|
02ea639959
|
[Regression Test] Add test for fabric key based on multiple region
|
2020-09-29 14:13:38 -06:00 |
|
tangxifan
|
3bf94b8e34
|
[Regression test] Remove no local routing from fpga verilog tests
|
2020-09-22 11:48:19 -06:00 |
|
tangxifan
|
acf318f184
|
[Regression test] Bug fix in test case fabric_chain
|
2020-09-21 18:58:35 -06:00 |
|
tangxifan
|
e4291eb27e
|
[Regression Tests] Now use fixed device layout in test cases for best coverage
|
2020-09-21 18:44:13 -06:00 |
|
tangxifan
|
a83bc3f75c
|
[Regression tests] Add test cases for the fracturable LUT4 architecture and deploy it to CI
|
2020-09-21 17:38:16 -06:00 |