riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

adding sweep for W

This commit is contained in:
Nachiket Kapre 2021-02-09 08:48:25 -05:00
parent d7967da328
commit b14b5f975d
1 changed files with 24 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

24
openfpga_flow/tasks/fpga_verilog/synthesizable_verilog/config/task.conf
View File

@ -34,3 +34,27 @@ bench0_chan_width = 300
[SCRIPT_PARAM_MIN_ROUTE_CHAN_WIDTH]
end_flow_with_test=
[SCRIPT_PARAM_Fixed_Routing_30]
fix_route_chan_width=30
[SCRIPT_PARAM_Fixed_Routing_40]
fix_route_chan_width=40
[SCRIPT_PARAM_Fixed_Routing_50]
fix_route_chan_width=50
[SCRIPT_PARAM_Fixed_Routing_60]
fix_route_chan_width=60
[SCRIPT_PARAM_Fixed_Routing_70]
fix_route_chan_width=70
[SCRIPT_PARAM_Fixed_Routing_80]
fix_route_chan_width=80
[SCRIPT_PARAM_Fixed_Routing_90]
fix_route_chan_width=90
[SCRIPT_PARAM_Fixed_Routing_100]
fix_route_chan_width=100