Eddie Hung
|
64d62710de
|
Oops
|
2019-08-20 20:07:38 -07:00 |
Eddie Hung
|
c26c556384
|
xilinx to use abc_map.v with -max_iter 1
|
2019-08-20 19:47:11 -07:00 |
Eddie Hung
|
343039496b
|
Add reference to FD* timing
|
2019-08-20 18:22:58 -07:00 |
Eddie Hung
|
091bf4a18b
|
Remove sequential extension
|
2019-08-20 18:16:37 -07:00 |
Eddie Hung
|
bbab608691
|
Remove SRL* delays from cells_sim.v
|
2019-08-20 18:14:40 -07:00 |
Eddie Hung
|
808f07630f
|
Wrap LUTRAMs in order to capture comb/seq behaviour
|
2019-08-20 14:49:11 -07:00 |
Eddie Hung
|
0079e9b4a6
|
Add LUTRAM delays
|
2019-08-20 13:53:38 -07:00 |
Eddie Hung
|
be9e4f1b67
|
Use abc_{map,unmap,model}.v
|
2019-08-20 12:39:11 -07:00 |
Eddie Hung
|
c4d4c6db3f
|
Merge remote-tracking branch 'origin/master' into xaig_dff
|
2019-08-20 12:00:12 -07:00 |
Eddie Hung
|
526e081342
|
Add arrival times for SRL outputs
|
2019-08-19 15:15:43 -07:00 |
Eddie Hung
|
d81a090d89
|
Unify abc_carry_{in,out} into abc_carry and use port dir, as @mithro
|
2019-08-19 09:56:17 -07:00 |
Eddie Hung
|
562c9e3624
|
Attach abc_scc_break, abc_carry_{in,out} attr to ports not modules
|
2019-08-16 15:40:53 -07:00 |
Marcin Kościelnicki
|
a9efacd01d
|
xilinx: Fix the default values for FDPE/FDSE INIT attributes to match ISE/Vivado.
|
2019-07-11 21:13:12 +02:00 |
Eddie Hung
|
09ac274716
|
Revert "Fix broken MUXFx box, use MUXF7x2 box instead"
This reverts commit a9a140aa6c .
|
2019-07-01 14:01:09 -07:00 |
Eddie Hung
|
a9a140aa6c
|
Fix broken MUXFx box, use MUXF7x2 box instead
|
2019-07-01 13:36:27 -07:00 |
Eddie Hung
|
cf020befeb
|
Fix CARRY4 abc_box_id
|
2019-06-28 11:28:50 -07:00 |
Eddie Hung
|
4ef26d4755
|
Merge remote-tracking branch 'origin/master' into xc7mux
|
2019-06-28 11:09:42 -07:00 |
Eddie Hung
|
9398921af1
|
Refactor for one "abc_carry" attribute on module
|
2019-06-27 16:07:14 -07:00 |
Eddie Hung
|
6c256b8cda
|
Merge origin/master
|
2019-06-27 11:20:15 -07:00 |
Eddie Hung
|
dbb8c8caaa
|
Merge remote-tracking branch 'origin/xaig' into xc7mux
|
2019-06-26 20:07:31 -07:00 |
Eddie Hung
|
b7bef15b16
|
Add "WE" to dist RAM's abc_scc_break
|
2019-06-26 19:58:09 -07:00 |
Eddie Hung
|
812469aaa3
|
Merge remote-tracking branch 'origin/eddie/fix1132' into xc7mux
|
2019-06-26 14:48:35 -07:00 |
Eddie Hung
|
4d0014d1b1
|
Cleanup abc_box_id
|
2019-06-26 11:23:57 -07:00 |
Miodrag Milanovic
|
ea0b6258ab
|
Simulation model verilog fix
|
2019-06-26 18:34:34 +02:00 |
Eddie Hung
|
6095357390
|
Add RAM32X1D box info
|
2019-06-25 09:34:19 -07:00 |
Eddie Hung
|
6f36ec8ecf
|
Merge remote-tracking branch 'origin/master' into xaig
|
2019-06-25 09:33:11 -07:00 |
Eddie Hung
|
e1ba25d79f
|
Add RAM32X1D box info
|
2019-06-24 22:54:35 -07:00 |
Eddie Hung
|
1564eb8b54
|
Merge remote-tracking branch 'origin/xaig' into xc7mux
|
2019-06-24 22:48:49 -07:00 |
Eddie Hung
|
152e682bd5
|
Add Xilinx dist RAM as comb boxes
|
2019-06-24 21:54:01 -07:00 |
Eddie Hung
|
f1675b88f6
|
Merge remote-tracking branch 'origin/eddie/ram32x1d' into xc7mux
|
2019-06-24 16:39:18 -07:00 |
Eddie Hung
|
efd04880db
|
Add RAM32X1D support
|
2019-06-24 16:16:50 -07:00 |
Eddie Hung
|
d54dceb547
|
Merge remote-tracking branch 'origin/xaig' into xc7mux
|
2019-06-22 19:44:17 -07:00 |
Eddie Hung
|
65c022c257
|
Remove DFF and RAMD box info for now
|
2019-06-21 20:41:14 -07:00 |
Eddie Hung
|
9abde12110
|
Add $__XILINX_MUXF78 to preserve entire box
|
2019-06-21 15:47:42 -07:00 |
Eddie Hung
|
ee428f73ab
|
Remove WIP ABC9 flop support
|
2019-06-14 10:37:52 -07:00 |
Eddie Hung
|
54379f9872
|
Disable dist RAM boxes due to comb loop
|
2019-06-11 12:02:51 -07:00 |
Eddie Hung
|
8a708d1fdb
|
Remove #ifndef ABC
|
2019-06-11 12:02:31 -07:00 |
Eddie Hung
|
7166dbe418
|
Remove abc_flop attributes for now
|
2019-06-06 14:35:38 -07:00 |
Eddie Hung
|
6ed15b7890
|
Update abc attributes on FD*E_1
|
2019-06-05 12:33:40 -07:00 |
Eddie Hung
|
b6e59741ae
|
Typo
|
2019-06-03 20:21:41 -07:00 |
Eddie Hung
|
ebcc85b9b8
|
Fix `ifndef
|
2019-06-03 12:37:02 -07:00 |
Eddie Hung
|
01f71085f2
|
Add FD*E_1 -> FD*E techmap rules
|
2019-05-31 18:11:24 -07:00 |
Eddie Hung
|
1ad33c3b5a
|
Remove whitebox attribute from DRAMs for now
|
2019-05-30 13:07:29 -07:00 |
Eddie Hung
|
fdfc18be91
|
Carry in/out to be the last input/output for chains to be preserved
|
2019-05-30 01:23:36 -07:00 |
Eddie Hung
|
54e28eb3ea
|
Re-enable lib_whitebox
|
2019-05-27 23:08:55 -07:00 |
Eddie Hung
|
4311b9b583
|
Blackboxes
|
2019-05-26 11:32:02 -07:00 |
Eddie Hung
|
ae89e6ab26
|
Add whitebox support to DRAM
|
2019-05-23 08:58:57 -07:00 |
Eddie Hung
|
ee8435b820
|
Instead of MUXCY/XORCY use CARRY4 (with timing)
|
2019-05-21 16:19:45 -07:00 |
Eddie Hung
|
79fb291dbe
|
Cleanup, call pmux2shiftx even without -nosrl
|
2019-04-22 12:14:37 -07:00 |
Eddie Hung
|
13ad19482f
|
Merge remote-tracking branch 'origin' into xc7srl
|
2019-04-20 10:41:43 -07:00 |