riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
3,420 Commits 70 Branches 8 Tags 105 MiB
Commit Graph

3420 Commits

Author SHA1 Message Date
tangxifan 7adb78b159 [Script] Add a template yosys script with rewriting at the end 2021-03-10 13:40:31 -07:00
tangxifan 035043d0d8 [Script] Revert to the state that post synthesis verilog is not required for yosys_vpr 2021-03-10 13:36:11 -07:00
tangxifan 5d46537b5b [Script] Allow users to specify custom post-synthesis verilog for simulation 2021-03-10 11:45:55 -07:00
tangxifan aafd87c3f9 [Flow] Update flow-run to support custom yosys rewrite scripts 2021-03-10 11:36:29 -07:00
Tarachand Pagarani b138d36625 update yosys module with async preset support 2021-03-10 10:14:42 -08:00
Tarachand Pagarani db8ea86b2f update tests to use no_ff_map and remove tests that need async set/reset for now 2021-03-10 10:04:45 -08:00
Tarachand Pagarani 608bd1f658 comment out desings that utilize local async reset/preset 2021-03-09 19:24:01 -08:00
Tarachand Pagarani 7f4c20ff33 comment out desings that utilize local async reset/preset 2021-03-09 10:37:06 -08:00
Tarachand Pagarani c4b83aeaa9 bypas ff map for quicklogic example openfpga flow till xml can support ff pb_type 2021-03-09 00:46:40 -08:00
Tarachand Pagarani 1c6606db5c Merge branch 'master' into yosys_bump 2021-03-09 00:37:59 -08:00
tangxifan 2daa770319 [Arch] Update openfpga architecture to include quicklogic cell sim 2021-03-08 21:40:29 -07:00
tangxifan 812d8c950e [Script] Update quicklogic's script to output correct verilog file name 2021-03-08 21:39:44 -07:00
tangxifan 37aa42d305 [Test] Patch task configuration file for lut_adder_test to use correct rewrite script 2021-03-08 21:38:51 -07:00
tangxifan c53c41b7a5 [Script] Fine-tune quicklogic yosys script to output correct post-synthesis verilog file 2021-03-08 21:09:23 -07:00
tangxifan 131643dcc0 [Flow] Bug fix for yosys rewrite function in openfpga flow-run script 2021-03-08 21:08:55 -07:00
ganeshgore b860722893
Fixed parameter ys_rewrite_params name bug 2021-03-08 10:34:39 -07:00
ganeshgore 52de55e7eb
Merge branch 'master' into ganesh_dev 2021-03-08 10:15:06 -07:00
tangxifan a1aade5d01
Merge pull request #265 from lnis-uofu/shift_reg 
add shift register test case
 2021-03-08 09:49:22 -07:00
tangxifan 906d2fa72d
Merge branch 'master' into shift_reg 2021-03-08 09:24:29 -07:00
tangxifan f5a5f31a0e
Merge pull request #262 from lnis-uofu/add_yosys_options 
Added variable YOSYS_MODE, YOSYS_FAMILY in ys script to dynamically p…
 2021-03-08 09:23:24 -07:00
Ganesh Gore 7a35811430 [Flow] Yosys rewrite support 2021-03-08 00:35:47 -07:00
Ganesh Gore 67cd9a69b7 [Flow] Extended yosys variable subtitution 2021-03-08 00:21:07 -07:00
Lalit Sharma 7945628307 Adding YOSYS_ARGS instead of YOSYS_MODE. Also commenting vpr_formal_verification for lut_adder_test. Ganesh to do changes to allow yosys generated verilog to be used for verification 2021-03-07 22:25:01 -08:00
Lalit Sharma 6a1ce01084 Replacing YOSYS_FAMILY & YOSYS_MODE with YOSYS_ARGS 2021-03-07 22:02:11 -08:00
Tarachand Pagarani ce76c58422 add shift register test case 2021-03-05 09:06:05 -08:00
Lalit Sharma 2b2acae757 Adding command to generate verilog file out of yosys run 2021-03-05 04:07:02 -08:00
Tarachand Pagarani d6464fa7cc update yosys submodule 2021-03-04 03:16:21 -08:00
Lalit Sharma 0cbad747a1 Incorporating review comments on approach to follow to dynamically select yosys_mode and yosys_family 2021-03-04 01:10:47 -08:00
Lalit Narain Sharma 57a4bccbac
Merge branch 'master' into add_yosys_options 2021-03-03 10:25:59 +05:30
tangxifan e6d1ac4a58
Merge pull request #260 from lnis-uofu/gg_ci_cd_dev 
[CI/CD] Skipped container login if branch is not master
 2021-03-02 08:46:49 -07:00
Lalit Sharma 817729ac86 Added variable YOSYS_MODE, YOSYS_FAMILY in ys script to dynamically pick adder/no_adder mode or family. User can specify their choice in SYNTHESIS_PARAM: bench_yosys_mode, bench_yosys_family variables 2021-03-01 22:31:15 -08:00
ganeshgore f0294d1339
Merge branch 'master' into gg_ci_cd_dev 2021-03-01 22:21:29 -07:00
Ganesh Gore 4eef4bd3d1 [CI/CD] Skipped container login if branch is not master 2021-03-01 17:47:02 -07:00
ganeshgore a162ee0661
Merge pull request #255 from lnis-uofu/default_net_type 
Support `default_nettype in Verilog generator
 2021-03-01 11:24:44 -07:00
tangxifan e34380a654
Merge branch 'master' into default_net_type 2021-03-01 08:38:58 -07:00
tpagarani 8e89da5966
Merge pull request #256 from lnis-uofu/bump_yosys_1 
Bumping up latest yosys changes to yosys submodule
 2021-03-01 04:23:21 -05:00
Lalit Sharma ea4aee8cb2 For time-being yosys script running in no_adder mode. 2021-02-28 22:07:23 -08:00
Lalit Sharma 0038496d9c Replacing -openfpga with -family qlf_k4n8 2021-02-28 21:08:47 -08:00
Lalit Sharma ff7c9bb3c6 Bumping up latest yosys changes to yosys submodule 2021-02-28 20:55:55 -08:00
Lalit Narain Sharma c50eacd449
Merge pull request #252 from lnis-uofu/dev 
Add QuickLogic LUT adder test case
 2021-03-01 10:15:25 +05:30
tangxifan 521e1850c8 [Tool] Correct syntax errors for timing definition in verilog for iverilog 10.1 2021-02-28 17:04:27 -07:00
tangxifan b4b6ada06f [Script] Correct bugs in example scripts using default_net_type 2021-02-28 16:31:44 -07:00
tangxifan 86930d63d3 [Test] Deploy new test to CI 2021-02-28 16:18:46 -07:00
tangxifan b90a17543d [Test] Add new test case to test default nettype in different verilog syntax 2021-02-28 16:16:45 -07:00
tangxifan 73461971d2 [Tool] Bug fix for printing single-bit ports in Verilog netlists 2021-02-28 16:12:57 -07:00
tangxifan 9f4d05da67 [Test] Bug fix for new test case 2021-02-28 16:11:30 -07:00
tangxifan 8cc2c7d924 [Script] Bug fix for default net type example script 2021-02-28 12:35:44 -07:00
tangxifan 6d419fed41 [Test] Deploy verilog default net wire type test case to CI 2021-02-28 12:33:48 -07:00
tangxifan 18a7041424 [Test] Add default net type test for explicit port mapping 2021-02-28 12:31:32 -07:00
tangxifan 0723b79bce [Script] Add example script for verilog default net type 2021-02-28 12:29:56 -07:00