riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
4,841 Commits 70 Branches 8 Tags 105 MiB
Commit Graph

4841 Commits

Author SHA1 Message Date
tangxifan 64bf2e01c3
Merge pull request #535 from lnis-uofu/dependabot/submodules/yosys-plugins-503b979 
Bump yosys-plugins from `ea7411a` to `503b979`
 2022-02-16 10:16:45 -08:00
dependabot[bot] 30d045dce0
Bump yosys-plugins from `ea7411a` to `503b979` 
Bumps [yosys-plugins](https://github.com/SymbiFlow/yosys-symbiflow-plugins) from `ea7411a` to `503b979`.
- [Release notes](https://github.com/SymbiFlow/yosys-symbiflow-plugins/releases)
- [Commits](ea7411a915...503b9791c1)

---
updated-dependencies:
- dependency-name: yosys-plugins
  dependency-type: direct:production
...

Signed-off-by: dependabot[bot] <support@github.com>
 2022-02-16 07:21:25 +00:00
tangxifan eec0da5327
Merge pull request #533 from lnis-uofu/counter 
Add initial conditions to counter benchmarks
 2022-02-15 18:33:45 -08:00
tangxifan e67f8ad8b2 [FPGA-Verilog] Now full testbench does not check any output vectors during configuration phase 2022-02-15 17:19:50 -08:00
tangxifan ed6d557e65
Merge branch 'master' into counter 2022-02-15 16:50:27 -08:00
tangxifan f02f3c10d4 [Test] Fix bugs on the remaining implicit verilog test cases 2022-02-15 16:49:15 -08:00
tangxifan 074811a612 [Script] Now counter benchmarks should pass on the implicit verilog test case 2022-02-15 16:47:14 -08:00
tangxifan 1370be0817 [Script] Fixing bugs 2022-02-15 16:44:51 -08:00
tangxifan a49cf35dbe
Merge pull request #534 from lnis-uofu/patch_update 
Pulling refs/heads/master into master
 2022-02-15 16:35:21 -08:00
tangxifan 8be0868a3b [Test] Update test case which uses counter benchmarks: adding pin constraints 2022-02-15 16:29:06 -08:00
github-actions[bot] a985d99359 Updated Patch Count 2022-02-16 00:21:07 +00:00
tangxifan 430580f138 [HDL] Fix a typo 2022-02-15 16:09:14 -08:00
tangxifan a7786efde1 [HDL] Now dual-clock counter has only 1 reset pin 2022-02-15 16:07:50 -08:00
tangxifan f002c79a61 [Test] Adapt pin constraints due to changes in pin names 2022-02-15 16:06:46 -08:00
tangxifan b533fd17d5 [Test] Rework pin constraints that cause problems 2022-02-15 15:41:16 -08:00
tangxifan 9ef7ad64d8 [Test] Simplify paths 2022-02-15 15:35:21 -08:00
tangxifan 7121513396 [HDL] Add initial conditons to counter benchmarks so that yosys's post synthesis netlists can work 2022-02-15 15:21:08 -08:00
tangxifan de4028bdcc
Merge pull request #531 from lnis-uofu/dependabot/submodules/yosys-plugins-ea7411a 
Bump yosys-plugins from `3b18b54` to `ea7411a`
 2022-02-15 14:20:17 -08:00
tangxifan 478d31ef2e
Merge branch 'master' into dependabot/submodules/yosys-plugins-ea7411a 2022-02-15 09:29:16 -08:00
tangxifan f13a1a3dee
Merge pull request #530 from lnis-uofu/counters 
Fixed a bug in task run when removing previous runs
 2022-02-15 09:29:01 -08:00
dependabot[bot] 7de269def3
Bump yosys-plugins from `3b18b54` to `ea7411a` 
Bumps [yosys-plugins](https://github.com/SymbiFlow/yosys-symbiflow-plugins) from `3b18b54` to `ea7411a`.
- [Release notes](https://github.com/SymbiFlow/yosys-symbiflow-plugins/releases)
- [Commits](3b18b5495c...ea7411a915)

---
updated-dependencies:
- dependency-name: yosys-plugins
  dependency-type: direct:production
...

Signed-off-by: dependabot[bot] <support@github.com>
 2022-02-15 07:28:21 +00:00
tangxifan 23e04824fa
Merge branch 'master' into counters 2022-02-14 23:19:56 -08:00
tangxifan 74045fc7a1 [Script] Fix a bug 2022-02-14 23:11:42 -08:00
tangxifan 2990eb7406 [Script] Fixed a bug in task run when removing previous runs 2022-02-14 22:54:16 -08:00
tangxifan 1e8deae120
Merge pull request #529 from lnis-uofu/counters 
Enable comprehensive tests for counter benchmarks
 2022-02-14 18:27:20 -08:00
tangxifan be8f18310d [FPGA-Verilog] Fix a bug on the polarity of reset signals that drive FPGA instances 2022-02-14 17:16:26 -08:00
tangxifan d3f68db228 [FPGA-Verilog] fixing bugs in reset ports for counters in full testbenches 2022-02-14 17:00:54 -08:00
tangxifan d0fe8d96fa [Test] Update template scripts and assoicated test cases by offering more options 2022-02-14 16:03:48 -08:00
tangxifan d667102a43 [Test] Add new test case to regression tests 2022-02-14 15:58:53 -08:00
tangxifan 70363effa4 [Test] Add a new test to validate 8-bit counters using full testbenches 2022-02-14 15:57:55 -08:00
tangxifan 2fb1df11bb [Script] Add a new example script 2022-02-14 15:54:07 -08:00
tangxifan 7ef808cbe4 [Test] Update pin constraints for different counter benchmarks 2022-02-14 15:28:03 -08:00
tangxifan 34e192c5ca [FPGA-Verilog] Fixed a bug on wiring FPGA global ports 2022-02-14 15:21:29 -08:00
tangxifan 570c1b10dc [Test] Add dedicated pin constraints for counter designs 2022-02-14 13:54:48 -08:00
tangxifan 85011824e2 [Test] Enable Verilog-to-Verification flow for counter8 benchmarks 2022-02-14 13:15:55 -08:00
tangxifan 6630c17c23 [Test] Use preconfigured testbench template to run counter8 tests 2022-02-14 13:07:31 -08:00
tangxifan da3f9ccb80 [Test] Truncating counter designs in each task 2022-02-14 12:22:19 -08:00
tangxifan 0268814fc6 [Test] Splitting counter benchmarks into 2 categories; One has Verilog-to-Verification tests, while the other has only Verilog-to-Bitstream tests 2022-02-14 12:20:56 -08:00
tangxifan a80b2d7882
Merge pull request #528 from lnis-uofu/tb 
Now the shared input ports in top-level testbench has a dedicated postfix (except clock ports)
 2022-02-14 12:17:38 -08:00
tangxifan 8d48492ec0 [FPGA-Verilog] Add clock ports to the white list when adding postfix 2022-02-14 11:09:00 -08:00
tangxifan 5794561f7b [FPGA-Verilog] Now shared input wire/register has a postfix in full testbench 2022-02-14 10:39:27 -08:00
tangxifan ae5d77b7bc
Merge pull request #527 from lnis-uofu/dependabot/submodules/yosys-plugins-3b18b54 
Bump yosys-plugins from `13520da` to `3b18b54`
 2022-02-14 09:46:21 -08:00
dependabot[bot] bf9ebccb20
Bump yosys-plugins from `13520da` to `3b18b54` 
Bumps [yosys-plugins](https://github.com/SymbiFlow/yosys-symbiflow-plugins) from `13520da` to `3b18b54`.
- [Release notes](https://github.com/SymbiFlow/yosys-symbiflow-plugins/releases)
- [Commits](13520dac01...3b18b5495c)

---
updated-dependencies:
- dependency-name: yosys-plugins
  dependency-type: direct:production
...

Signed-off-by: dependabot[bot] <support@github.com>
 2022-02-14 07:25:30 +00:00
tangxifan c58cadafce
Merge pull request #526 from lnis-uofu/tb 
Now preconfigured top-level module has the same port name as reference benchmarks
 2022-02-13 23:01:27 -08:00
tangxifan 2ca73d79e4 [FPGA-Verilog] Fixed the bug on pin constraints 2022-02-13 22:08:06 -08:00
tangxifan b1377f0d34 [FPGA-Verilog] Fix syntax errors 2022-02-13 20:29:05 -08:00
tangxifan 6e132aace4 [FPGA-Verilog] Remove the prefix added by VPR in preconfigured top module 2022-02-13 20:26:21 -08:00
tangxifan fb4106de19 [FPGA-Verilog] Fixed a bug in naming mismatch 2022-02-13 20:06:35 -08:00
tangxifan a068237082 [FPGA-Verilog] Rename internal wire names in testbenches, in order to be consistent with reference benchmarks 2022-02-13 19:55:16 -08:00
tangxifan 4703753807
Merge pull request #524 from lnis-uofu/patch_update 
Pulling refs/heads/master into master
 2022-02-12 17:26:11 -08:00