tangxifan
|
49fa783914
|
[script] now suggest to skip pb_pin_fixup step in example scripts for most test cases
|
2022-09-29 10:45:27 -07:00 |
|
tangxifan
|
f8845f7d3a
|
[Test] Add a test case to validate separated clock pins in global port
|
2022-03-20 11:02:07 +08:00 |
|
tangxifan
|
f002c79a61
|
[Test] Adapt pin constraints due to changes in pin names
|
2022-02-15 16:06:46 -08:00 |
|
tangxifan
|
b533fd17d5
|
[Test] Rework pin constraints that cause problems
|
2022-02-15 15:41:16 -08:00 |
|
tangxifan
|
9ef7ad64d8
|
[Test] Simplify paths
|
2022-02-15 15:35:21 -08:00 |
Aram Kostanyan
|
6a4cc340a3
|
Changed HDL files reading to be as a single compilation unit in yosys_vpr flow for Verific mode. Changed '' variable to 'read_verilog ' in yosys template scripts. Updated task configs accordingly.
|
2022-01-17 13:21:29 +05:00 |
|
tangxifan
|
64dcdaec61
|
[Test] Update all the tasks that use counter benchmark
|
2021-07-02 17:29:13 -06:00 |
Ganesh Gore
|
edd5be2cae
|
[CI] Added testcase for benchmark variable
|
2021-07-02 12:51:34 -06:00 |
|
tangxifan
|
9eeec05a1f
|
[Test] Bug fix
|
2021-06-29 19:55:07 -06:00 |
|
tangxifan
|
f32ffb6d61
|
[Test] Bug fix
|
2021-06-29 18:51:28 -06:00 |
|
tangxifan
|
8046b16c15
|
[Test] Remove restrictions in the multi-clock test case and deploy new microbenchmarks for testing
|
2021-04-21 14:04:34 -06:00 |
|
tangxifan
|
af0646260c
|
[Test] Bug fix in pin constraints
|
2021-01-19 17:44:05 -07:00 |
|
tangxifan
|
186f2f1968
|
[Test] Use pin constraint in multi-clock test case
|
2021-01-19 17:42:40 -07:00 |
|
tangxifan
|
e17a5cbbf2
|
[Test] Rename to pin constraint to comply with libpcf requirement
|
2021-01-19 15:52:51 -07:00 |
|
tangxifan
|
ab25e1af5f
|
[Test] Add example XML for net mapping between benchmark to FPGA
|
2021-01-19 09:29:21 -07:00 |
|
tangxifan
|
ea9d6bfe91
|
[Flow] Update the design constraint file to follow bug fix in parser
|
2021-01-17 10:41:01 -07:00 |
|
tangxifan
|
dd74f05a31
|
[Test] Add repack constraints to tests
|
2021-01-17 10:35:36 -07:00 |
|
tangxifan
|
d0e05b3575
|
[Lib] Now use pb_type in design constraints instead of physical tiles
|
2021-01-16 21:35:43 -07:00 |
|
tangxifan
|
8578c1ecac
|
[Flow] Rename the design contraint file syntax
|
2021-01-16 15:35:13 -07:00 |
|
tangxifan
|
9154cfdeec
|
[Flow] Add comments for the design constraint file
|
2021-01-16 15:34:01 -07:00 |
|
tangxifan
|
6ab0f71896
|
[Test] Add an example of repack pin constraints file
|
2021-01-16 14:38:39 -07:00 |
|
tangxifan
|
3b5394b45f
|
[Test] Now use dedicated simulation settings for the 4-clock architecture
|
2021-01-14 15:40:16 -07:00 |
|
tangxifan
|
314e458632
|
[Test] Update task configuration to use post-yosys .v file in verification
|
2021-01-13 15:42:45 -07:00 |
|
tangxifan
|
91f12071d5
|
[Test] Use counter4bit in the multi-clock test
|
2021-01-13 13:34:59 -07:00 |
|
tangxifan
|
250adb01cf
|
[Test] Update test case to use blif_vpr flow with detailed explaination on the choice
|
2021-01-13 13:18:31 -07:00 |
|
tangxifan
|
99e2a068fb
|
[Test] Add a test case for multi-clock
|
2021-01-12 18:06:25 -07:00 |
|
tangxifan
|
43418cd76b
|
[Test] Deploy pipeplined and2 to test cases
|
2021-01-10 10:28:22 -07:00 |
|
tangxifan
|
179b0ce304
|
[Test] Use formal verification method to reduce the runtime of iverilog simulation for global tile
|
2020-11-30 18:11:47 -07:00 |
|
tangxifan
|
27a480b5f8
|
[Test] arch name fix in the test case
|
2020-11-30 17:45:54 -07:00 |
|
tangxifan
|
a1d3b439d3
|
[Test] Add a new test case to define a global reset port from a global tile port
|
2020-11-30 17:19:12 -07:00 |
|
tangxifan
|
655da9f3d0
|
[Flow] Rename OpenFPGA shell script folder name to consistent with naming convention
|
2020-11-22 16:37:19 -07:00 |
|
tangxifan
|
845436fa71
|
[Test] Add sequential benchmark for global tile clock test case
|
2020-11-17 14:34:54 -07:00 |
|
tangxifan
|
485258a9ea
|
[Test] Add test case for global clock from tiles
|
2020-11-10 19:24:25 -07:00 |