Eddie Hung
|
d30b2a6d7e
|
Update xilinx_dsp help text
|
2019-09-10 16:33:13 -07:00 |
Eddie Hung
|
cba63fe72b
|
Oops
|
2019-09-09 22:06:23 -07:00 |
Eddie Hung
|
02cf9933b9
|
Support subtraction as well
|
2019-09-09 21:39:42 -07:00 |
Eddie Hung
|
31e60353ac
|
Support TWO24
|
2019-09-09 21:11:41 -07:00 |
Eddie Hung
|
0bb6fd8448
|
Refactor
|
2019-09-09 20:58:54 -07:00 |
Eddie Hung
|
5a6552e56b
|
Add initial USE_SIMD=FOUR12 support
|
2019-09-09 20:57:20 -07:00 |
Eddie Hung
|
2c04430445
|
Only trim sigM if USE_MULT; only look for ffM then too
|
2019-09-09 20:57:03 -07:00 |
Eddie Hung
|
6348f9512c
|
Rename
|
2019-09-09 16:45:38 -07:00 |
Eddie Hung
|
1df9c5d277
|
Oops
|
2019-09-09 16:07:40 -07:00 |
Eddie Hung
|
5f8f0e1383
|
Tidy up
|
2019-09-09 15:59:10 -07:00 |
Eddie Hung
|
04bc287271
|
Refactor using subpattern in_dffe
|
2019-09-09 15:51:14 -07:00 |
Eddie Hung
|
74a5c802f7
|
Pack CREG
|
2019-09-06 21:01:36 -07:00 |
Eddie Hung
|
6a9205280f
|
Use unextend lambda
|
2019-09-06 18:40:11 -07:00 |
Eddie Hung
|
b69512a5b9
|
Fix ffP just like ffPmux
|
2019-09-06 15:51:21 -07:00 |
Eddie Hung
|
5344bfe637
|
Perform D replacement properly
|
2019-09-06 15:46:15 -07:00 |
Eddie Hung
|
74eac76699
|
Add support for DREG
|
2019-09-06 15:32:26 -07:00 |
Eddie Hung
|
ef56f8596f
|
Fine tune nusers when postAdd
|
2019-09-06 15:11:41 -07:00 |
Eddie Hung
|
0d1d8b4d24
|
Fix macc and mul tests
|
2019-09-06 14:57:36 -07:00 |
Eddie Hung
|
8246062acf
|
Fix enable polarity
|
2019-09-06 14:36:10 -07:00 |
Eddie Hung
|
2c32056990
|
Logging for ffAD
|
2019-09-06 14:10:12 -07:00 |
Eddie Hung
|
e926f2973e
|
Add support for pre-adder and AD register
|
2019-09-06 14:06:57 -07:00 |
Eddie Hung
|
ef77162ce4
|
Document (* gentb_skip *) attr for test_autotb
|
2019-09-06 13:28:15 -07:00 |
Eddie Hung
|
da8fe83f7a
|
Tidy up ice40_dsp some more
|
2019-09-06 12:16:40 -07:00 |
Eddie Hung
|
776d769941
|
Use more index patterns
|
2019-09-06 12:07:35 -07:00 |
Eddie Hung
|
a945f6c7ef
|
Fix ffPmux to cope with offset
|
2019-09-06 11:58:56 -07:00 |
Eddie Hung
|
fbf1b74946
|
Simplify filter expressions
|
2019-09-06 11:39:20 -07:00 |
Eddie Hung
|
39a5d046ea
|
Fix nusers condition in ffP
|
2019-09-06 11:38:19 -07:00 |
Eddie Hung
|
cdc1e1f5c2
|
Check adder is <= 48 bits before packing
|
2019-09-06 10:35:06 -07:00 |
Eddie Hung
|
91f68c4de2
|
Check nusers for M and P enable muxes
|
2019-09-06 09:59:35 -07:00 |
Eddie Hung
|
4fe24b20f9
|
More nusers() checks for A and B enable muxes
|
2019-09-06 09:47:32 -07:00 |
Eddie Hung
|
dc10559f31
|
Cleanup
|
2019-09-05 21:39:52 -07:00 |
Eddie Hung
|
174edbcb96
|
Sensitive to CEB CEM CEP polarity
|
2019-09-05 21:38:35 -07:00 |
Eddie Hung
|
53ca536d67
|
ffAmuxAB -> ffAenpol
|
2019-09-05 21:28:28 -07:00 |
Eddie Hung
|
5a2fc6fcb5
|
Refactor ice40_dsp
|
2019-09-05 18:06:59 -07:00 |
Eddie Hung
|
888ae1d05e
|
Fix broken ice40_dsp
|
2019-09-05 17:58:19 -07:00 |
Eddie Hung
|
38e73a3788
|
Merge remote-tracking branch 'origin/eddie/peepopt_dffmuxext' into xc7dsp
|
2019-09-05 13:01:34 -07:00 |
Eddie Hung
|
e742478e1d
|
Merge remote-tracking branch 'origin/master' into xc7dsp
|
2019-09-05 13:01:27 -07:00 |
Eddie Hung
|
a32b14a55f
|
Do not check signedness of post-adder (assume taken care of by DSP)
|
2019-09-05 12:38:47 -07:00 |
Eddie Hung
|
903cd58acf
|
Merge pull request #1312 from YosysHQ/xaig_arrival
Allow arrival times of sequential outputs to be specified to abc9
|
2019-09-05 12:00:23 -07:00 |
Eddie Hung
|
7bd55f379c
|
Use filter instead of index; support wide enable muxes
|
2019-09-05 11:55:14 -07:00 |
Eddie Hung
|
fe5a1324c9
|
Do not make ff[MP]mux semioptional, use sigmap
|
2019-09-05 11:46:38 -07:00 |
Eddie Hung
|
447a31e75d
|
Add support for CEP
|
2019-09-05 11:00:27 -07:00 |
Eddie Hung
|
05282afc25
|
Add support for CEB, remove check on nusers
|
2019-09-05 10:46:33 -07:00 |
Eddie Hung
|
0166e02e78
|
Cleanup
|
2019-09-05 10:07:56 -07:00 |
Eddie Hung
|
aa462da395
|
Support CEA
|
2019-09-05 10:07:26 -07:00 |
Clifford Wolf
|
30f1ac7ce9
|
Rename conflicting wires on flatten/techmap, add "hierconn" attribute, fixes #1220
Signed-off-by: Clifford Wolf <clifford@clifford.at>
|
2019-09-05 13:51:53 +02:00 |
Clifford Wolf
|
694a8f75cf
|
Add flatten handling of pre-existing wires as created by interfaces, fixes #1145
Signed-off-by: Clifford Wolf <clifford@clifford.at>
|
2019-09-05 13:30:58 +02:00 |
Eddie Hung
|
09c26c55bb
|
Get rid of sigBset too
|
2019-09-04 17:22:02 -07:00 |
Eddie Hung
|
91ef4457b0
|
Get rid of sigAset
|
2019-09-04 17:18:49 -07:00 |
Eddie Hung
|
42548d9790
|
Get rid of sigPused
|
2019-09-04 17:06:17 -07:00 |