| .. |
|
check_tile_annotation.cpp
|
[Tool] Upgrade openfpga to support extended global tile port definition
|
2021-01-09 18:47:12 -07:00 |
|
check_tile_annotation.h
|
[Tool] Add check codes for tile annotation
|
2020-11-11 12:03:13 -07:00 |
|
circuit_library_utils.cpp
|
[Tool] Support superLUT circuit model in core engine
|
2021-02-09 20:23:05 -07:00 |
|
circuit_library_utils.h
|
[Tool] Support superLUT circuit model in core engine
|
2021-02-09 20:23:05 -07:00 |
|
decoder_library_utils.cpp
|
keep bug fixing for memory bank configuration protocol. Reduce number of BL/WLs at the top-level
|
2020-06-11 19:31:14 -06:00 |
|
decoder_library_utils.h
|
keep bug fixing for memory bank configuration protocol. Reduce number of BL/WLs at the top-level
|
2020-06-11 19:31:14 -06:00 |
|
device_rr_gsb_utils.cpp
|
add compact_routing hierarchy command
|
2020-02-11 17:40:37 -07:00 |
|
device_rr_gsb_utils.h
|
add compact_routing hierarchy command
|
2020-02-11 17:40:37 -07:00 |
|
fabric_bitstream_utils.cpp
|
[Tool] Capsulate fabric bitstream organization for configuration chain
|
2021-04-10 14:28:31 -06:00 |
|
fabric_bitstream_utils.h
|
[Tool] Capsulate fabric bitstream organization for configuration chain
|
2021-04-10 14:28:31 -06:00 |
|
fabric_global_port_info_utils.cpp
|
[Tool] Now Verilog testbench generator support adding dedicated stimuli for reset signals from benchmarks
|
2021-04-18 16:11:11 -06:00 |
|
fabric_global_port_info_utils.h
|
[Tool] Now Verilog testbench generator support adding dedicated stimuli for reset signals from benchmarks
|
2021-04-18 16:11:11 -06:00 |
|
lut_utils.cpp
|
[Tool] Bug fix for wire LUT identification by repacker. Create a dedicated function to identify these LUTs and store the results in shared database
|
2021-02-18 19:37:17 -07:00 |
|
lut_utils.h
|
[Tool] Bug fix for wire LUT identification by repacker. Create a dedicated function to identify these LUTs and store the results in shared database
|
2021-02-18 19:37:17 -07:00 |
|
memory_utils.cpp
|
add configuration bus builder for flatten memory organization (applicable to memory bank and standalone configuration protocol)
|
2020-06-11 19:31:12 -06:00 |
|
memory_utils.h
|
start integrating module graph builder
|
2020-02-12 17:53:23 -07:00 |
|
module_manager_utils.cpp
|
[Tool] Remove redundant assertation
|
2020-11-09 09:42:39 -07:00 |
|
module_manager_utils.h
|
[Tool] Add mappable I/O support and enhance I/O support
|
2020-11-04 20:21:49 -07:00 |
|
mux_utils.cpp
|
bug fixing for frame-based configuration protocol and rename some naming function to be generic
|
2020-06-11 19:31:10 -06:00 |
|
mux_utils.h
|
move mux graph and decoder builders to vpr8 integration; ready to link the rr_switch to circuit models
|
2020-02-11 21:02:58 -07:00 |
|
openfpga_atom_netlist_utils.cpp
|
bug fixed for clock names
|
2020-02-27 16:51:55 -07:00 |
|
openfpga_atom_netlist_utils.h
|
bug fixed for clock names
|
2020-02-27 16:51:55 -07:00 |
|
openfpga_device_grid_utils.cpp
|
[Tool] Change the i/o numbering to the clockwise sequence
|
2020-11-13 15:00:25 -07:00 |
|
openfpga_device_grid_utils.h
|
[Tool] Refactor the codes for walking through io blocks
|
2020-11-03 13:21:50 -07:00 |
|
openfpga_physical_tile_utils.cpp
|
[Tool] Extend the support on global tile port for I/O tiles
|
2020-11-11 15:09:40 -07:00 |
|
openfpga_physical_tile_utils.h
|
[Tool] Extend the support on global tile port for I/O tiles
|
2020-11-11 15:09:40 -07:00 |
|
pb_graph_utils.cpp
|
add mux library builder
|
2020-02-12 14:58:23 -07:00 |
|
pb_graph_utils.h
|
add mux library builder
|
2020-02-12 14:58:23 -07:00 |
|
pb_type_utils.cpp
|
[Debug aid] add pb_type full hierarchy path in the error message of architecture binding checker
|
2020-09-02 22:16:10 -06:00 |
|
pb_type_utils.h
|
[Debug aid] add pb_type full hierarchy path in the error message of architecture binding checker
|
2020-09-02 22:16:10 -06:00 |
|
physical_pb_utils.cpp
|
[Tool] Patch the extended bitstream setting support on mode-select bits
|
2021-03-10 21:28:09 -07:00 |
|
physical_pb_utils.h
|
[Tool] Use dedicated function to identify wire LUT created by repacker
|
2021-02-18 19:37:44 -07:00 |
|
rr_gsb_utils.cpp
|
update bitstream generator to use sorted edges
|
2020-03-08 15:36:47 -06:00 |
|
rr_gsb_utils.h
|
update bitstream generator to use sorted edges
|
2020-03-08 15:36:47 -06:00 |
|
simulation_utils.cpp
|
[Tool] Rework simulation time period to be sync with actual stimuli
|
2020-12-02 22:58:13 -07:00 |
|
simulation_utils.h
|
[Tool] Rework simulation time period to be sync with actual stimuli
|
2020-12-02 22:58:13 -07:00 |
0b49c22682