Commit Graph

3172 Commits

Author SHA1 Message Date
tangxifan d8804f4ec1 deploy yosys_vpr flow to basic regression tests 2020-07-22 12:21:59 -06:00
tangxifan f4e77e3bad Merge branch 'ganesh_dev' of https://github.com/LNIS-Projects/OpenFPGA into dev 2020-07-22 12:09:34 -06:00
ganeshgore 3b6cd885f3 BugFix: Fixed yosys_vpr with openFPGA_Shell 2020-07-22 11:57:04 -06:00
ganeshgore 226f1c703a Merge remote-tracking branch 'lnis_origin/master' into ganesh_dev 2020-07-22 11:39:23 -06:00
tangxifan b5fd6aa859 add inverter subckt writer to FPGA-SPICE 2020-07-17 13:01:08 -06:00
tangxifan eb070694b5 fine-tune on fast configuration for configuration chain and test case for tape-out-ish architecture 2020-07-15 17:52:41 -06:00
tangxifan c26c268dcd update documentation on fast configuration support for configuration chain 2020-07-15 13:55:32 -06:00
Laboratory for Nano Integrated Systems (LNIS) ffc087336d
Merge pull request #68 from LNIS-Projects/dev
Remove obsolete documentation and add technology binding
2020-07-15 12:24:50 -06:00
tangxifan 7d1b524969 deploy fast configuration chain test case to CI 2020-07-15 11:57:12 -06:00
tangxifan ca90f337a7 add fast configuration chain test case 2020-07-15 11:56:47 -06:00
tangxifan 66a50742fc use configuration chain in the k4k4 test case to speed up CI 2020-07-15 11:56:11 -06:00
tangxifan 3f14fe62c7 add fast configuration support for configuration chain protocol 2020-07-15 11:44:23 -06:00
tangxifan 862d71f57a remove obselete vpr7 XML syntax from documentation 2020-07-15 11:13:47 -06:00
tangxifan cb0df2c1c6 update doc about technology binding between circuit library and device library 2020-07-15 11:05:33 -06:00
tangxifan de4586217f now device binding is not mandatory for circuit models 2020-07-14 12:04:22 -06:00
tangxifan e2b492f184 add circuit model tech binding 2020-07-13 20:35:10 -06:00
tangxifan 1c5bede282 update arch file with device technology binding information 2020-07-13 19:06:51 -06:00
Laboratory for Nano Integrated Systems (LNIS) cf9e412d84
Merge pull request #67 from LNIS-Projects/dev
hotfix on treating the dangling ports in pb_graph for analysis SDC ge…
2020-07-10 09:00:22 -06:00
tangxifan 1b55dfb441 hotfix on treating the dangling ports in pb_graph for analysis SDC generator 2020-07-09 23:28:42 -06:00
Laboratory for Nano Integrated Systems (LNIS) 3c77deb987
Merge pull request #66 from LNIS-Projects/docker
Updated Dockerfile for Ubuntu 18.04
2020-07-09 16:17:05 -06:00
tangxifan 2b4be83e0a
Merge pull request #64 from LNIS-Projects/dev
using a unified string to replace multi net names to save memory of b…
2020-07-09 10:10:33 -06:00
lnis 8037380659 . 2020-07-09 09:25:11 -06:00
tangxifan 62fd0947f5 using a unified string to replace multi net names to save memory of bitstream database 2020-07-08 16:28:20 -06:00
tangxifan c5f718b105
Merge pull request #63 from LNIS-Projects/dev
Improve runtime of fabric key loading; Documentation update for different file format of fabric keys
2020-07-07 11:16:32 -06:00
tangxifan 65dfc545c1 update documentation for fabric key 2020-07-07 10:28:29 -06:00
tangxifan 66e5e141a1 improve fabric key loader to reduce runtime 2020-07-07 10:19:34 -06:00
tangxifan f246da6538
Merge pull request #62 from LNIS-Projects/dev
Simplify fabric key where users just need to provide alias; start porting FPGA-SPICE
2020-07-06 18:01:20 -06:00
tangxifan 7615db2be6 update documentation for the new fabric key rules 2020-07-06 16:44:21 -06:00
tangxifan 824b56f14c fabric key can now accept instance name only; decoders are no longer part of the key 2020-07-06 16:42:33 -06:00
tangxifan 462fc0d04e add spice transistor wrapper writer 2020-07-05 14:50:29 -06:00
tangxifan b38ee0e8be add spice writer functions 2020-07-05 13:58:05 -06:00
tangxifan 81171a8f97 start transplanting FPGA-SPICE 2020-07-05 12:10:12 -06:00
tangxifan 1ad6e8292a move constants from verilog domain to common so that FPGA-SPICE can share 2020-07-05 11:39:46 -06:00
tangxifan 7c2a0a6ad2 streamline fabric verilog options 2020-07-05 11:28:14 -06:00
tangxifan 83e26adf90 add module usage types for future FPGA-SPICE development 2020-07-04 22:33:54 -06:00
tangxifan 1ef32c5acb
Merge pull request #61 from LNIS-Projects/dev
Remove obsolete codes and restructure compilation options
2020-07-04 20:00:51 -06:00
tangxifan ece262f544 remove debug mode in compilation guidelines as we can use release in default now 2020-07-04 19:19:06 -06:00
tangxifan 1e6955aaa4 rename arch directory to be clear for its usage 2020-07-04 19:13:28 -06:00
tangxifan f9a2bb0490 Reorganize task directory 2020-07-04 19:06:41 -06:00
tangxifan 7f5710276f now use release mode in CI compilation 2020-07-04 17:32:31 -06:00
tangxifan 4f8260a7ba remove obselete codes and update regression tests 2020-07-04 17:31:34 -06:00
tangxifan 5032c663f8
Merge pull request #60 from LNIS-Projects/dev
Bug fix in reserve configuration blocks for bitstream manager to optimize memory usage
2020-07-03 23:30:18 -06:00
tangxifan 033c92c365 precisely reserve memory for child blocks in bitstream manager 2020-07-03 22:47:21 -06:00
tangxifan 46f038c829 bug fix in grid config block allocation 2020-07-03 20:46:04 -06:00
tangxifan f040fc78a9 now reserve blocks in bitstream manager can accurately capture the size 2020-07-03 20:06:12 -06:00
tangxifan 83d6bf32d3
Merge pull request #59 from LNIS-Projects/dev
Runtime and memory improvement on bitstream database
2020-07-03 18:32:54 -06:00
tangxifan 8067a13346 bug fix for memory bank due to encoding bl/wl addresses in fabric bitstream 2020-07-03 15:56:20 -06:00
tangxifan 2a9377b3f4 use encoded address in storage of fabric bitstream to save memory 2020-07-03 15:12:29 -06:00
tangxifan 1f38e17111 bug fix for naming conflicts in mux local encoder and architecture decoders 2020-07-03 14:12:13 -06:00
tangxifan 70d9678578 reserve child block in bistream manager 2020-07-03 14:04:10 -06:00