riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Merge pull request #67 from LNIS-Projects/dev 

hotfix on treating the dangling ports in pb_graph for analysis SDC ge…
This commit is contained in:
Laboratory for Nano Integrated Systems (LNIS) 2020-07-10 09:00:22 -06:00 committed by GitHub
parent 3c77deb987 1b55dfb441
commit cf9e412d84
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 16 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
openfpga/src/fpga_sdc/analysis_sdc_grid_writer.cpp
View File

@ -252,6 +252,14 @@ void disable_pb_graph_node_unused_mux_inputs(std::fstream& fp,
const PhysicalPbId& pb_id = physical_pb.find_pb(physical_pb_graph_node);
const AtomNetId& mapped_net = physical_pb.pb_graph_pin_atom_net(pb_id, &(physical_pb_graph_node->input_pins[iport][ipin]));
/* If the pin has not fan-out, we do not need to disable anything */
if (0 == physical_pb_graph_node->input_pins[iport][ipin].num_output_edges) {
/* Make sure that we do not have any module net associated to this pin */
ModuleNetId module_net = module_manager.module_instance_port_net(parent_module, parent_module, 0, module_port, ipin);
VTR_ASSERT(false == module_manager.valid_module_net_id(parent_module, module_net));
continue;
}
disable_analysis_module_input_pin_net_sinks(fp, module_manager, parent_module,
hierarchy_name,
module_port, ipin,
@ -270,6 +278,14 @@ void disable_pb_graph_node_unused_mux_inputs(std::fstream& fp,
const PhysicalPbId& pb_id = physical_pb.find_pb(physical_pb_graph_node);
const AtomNetId& mapped_net = physical_pb.pb_graph_pin_atom_net(pb_id, &(physical_pb_graph_node->clock_pins[iport][ipin]));
/* If the pin has not fan-out, we do not need to disable anything */
if (0 == physical_pb_graph_node->clock_pins[iport][ipin].num_output_edges) {
/* Make sure that we do not have any module net associated to this pin */
ModuleNetId module_net = module_manager.module_instance_port_net(parent_module, parent_module, 0, module_port, ipin);
VTR_ASSERT(false == module_manager.valid_module_net_id(parent_module, module_net));
continue;
}
disable_analysis_module_input_pin_net_sinks(fp, module_manager, parent_module,
hierarchy_name,
module_port, ipin,