tangxifan
|
77abb86dab
|
[doc] update documentation about the activity file options
|
2022-08-01 21:37:22 -07:00 |
|
tangxifan
|
84dbcd61dd
|
[doc] fixed a few typo and format errors
|
2022-07-28 19:09:53 -07:00 |
|
tangxifan
|
c16bcd7f63
|
[doc] add file formates required by pcf2place
|
2022-07-28 16:35:13 -07:00 |
|
tangxifan
|
860591ff3f
|
[doc] add pcf file format to documentation
|
2022-07-28 16:15:44 -07:00 |
|
tangxifan
|
6e5fde56ce
|
[doc] add pcf2place to command list
|
2022-07-28 16:06:57 -07:00 |
|
tangxifan
|
2b4beb632c
|
[doc] fix a bug in including io information file format
|
2022-07-26 15:50:35 -07:00 |
|
tangxifan
|
bf2b1da801
|
[doc] add the new command file format to documentation
|
2022-07-26 14:06:07 -07:00 |
|
tangxifan
|
907308ee0f
|
[Doc] Update bitstream distribution file format
|
2022-03-29 20:09:24 +08:00 |
taoli4rs
|
781250f0bb
|
Fix a small typo to trigger the CI flow.
|
2022-03-22 16:36:45 -07:00 |
|
tangxifan
|
6ff69d26b9
|
[Doc] An example to the documentation about the new feature in tile_annotation
|
2022-03-20 13:12:13 +08:00 |
|
tangxifan
|
123bb70cb3
|
[Doc] More explanantion on the use of config_enable attribute for circuit ports
|
2022-02-23 15:53:58 -08:00 |
|
tangxifan
|
b78e58d9bf
|
[Doc] Update doc about big endian syntax in bus group file format
|
2022-02-18 23:07:18 -08:00 |
|
tangxifan
|
8116141210
|
[Doc] Update documentation on the bus group feature
|
2022-02-18 15:46:25 -08:00 |
|
tangxifan
|
37d8617a5c
|
[Doc] Update due to new options
|
2022-02-17 19:45:37 -08:00 |
|
tangxifan
|
4a78bcf5d3
|
[Doc] update file format about bus group
|
2022-02-17 15:15:05 -08:00 |
|
tangxifan
|
796428d848
|
[Doc] Add documentation about bus group file format
|
2022-02-17 14:22:21 -08:00 |
|
tangxifan
|
2b5fded2a9
|
[Doc] Update documentation on the new option
|
2022-02-01 13:25:58 -08:00 |
|
tangxifan
|
b7b0a2a5d8
|
[Doc] Update doc about the new option
|
2022-02-01 12:19:26 -08:00 |
|
tangxifan
|
63f44adf15
|
[FPGA-Verilog] Now have a new option ``--use_relative_path``
|
2022-01-31 12:48:05 -08:00 |
|
tangxifan
|
a9a56686e2
|
[Engine] Add a new option ``--unique`` to command ``write_gsb_to_xml``
|
2022-01-26 11:10:29 -08:00 |
|
tangxifan
|
25143d07f1
|
[FPGA-Bitstream] Now has a new option ``--no_time_stamp`` to all the commands that output bitstream files
|
2022-01-25 13:37:54 -08:00 |
|
tangxifan
|
a4659020f2
|
Merge branch 'master' into time_stamp
|
2022-01-25 12:11:35 -08:00 |
|
tangxifan
|
62b57b05d2
|
[Engine] Now FPGA-Verilog commands have a new option ``--no_time_stamp``
|
2022-01-25 12:09:08 -08:00 |
Aram Kostanyan
|
758453f725
|
Moved 'verific_*' and 'yosys_*' config options from 'OpenFPGA_SHELL' to 'Synthesis Parameter' sections.
|
2022-01-21 02:21:00 +05:00 |
|
Aram Kostanyan
|
bd158311c5
|
Fixed typo in documentation and updated 'benchmark_sweep/iwls2005' task to use list of HDL files for 'iwls2005/ethernet' benchmark.
|
2022-01-18 14:07:41 +05:00 |
|
Aram Kostanyan
|
588ee14920
|
Merge branch 'master' into issue-483
|
2022-01-18 13:38:12 +05:00 |
|
Aram Kostanyan
|
fb2e4377c8
|
Added missing changes from previous commit.
|
2022-01-17 19:42:40 +05:00 |
|
Aram Kostanyan
|
2b008177e7
|
Updated documentation.
|
2022-01-17 14:58:20 +05:00 |
Awais Abbas
|
54d4f30592
|
OpenFPGA Documentation updated for yosys only support
|
2022-01-14 16:14:48 +05:00 |
nadeemyaseen-rs
|
1ea56b2d18
|
Merge remote-tracking branch 'upstream/master' into update_from_upstream
|
2021-11-18 00:00:55 +05:00 |
|
Aram Kostanyan
|
a355977420
|
Adding Yosys+Verific support.
|
2021-10-29 18:34:27 +05:00 |
|
tangxifan
|
57159fc121
|
[Doc] Update documentation for the new syntax in configuration protocol and fabric key file format
|
2021-10-10 17:46:45 -07:00 |
|
tangxifan
|
40b589dc6d
|
[Doc] Update documentation about the clock definition for programming clocks in simulation settings
|
2021-10-06 13:50:33 -07:00 |
|
tangxifan
|
03bcf6dee5
|
[Doc] Update documenation for the new option ``--keep_dont_care_bits``
|
2021-10-05 19:23:42 -07:00 |
|
tangxifan
|
ff339312f6
|
[Doc] Update documentation about the limitations of multi-region configuration protocols
|
2021-10-05 11:55:10 -07:00 |
|
tangxifan
|
9a7e0f761a
|
[Doc] Add fabric bitstream file format for QL memory bank
|
2021-10-04 12:29:49 -07:00 |
|
tangxifan
|
a01fa7c282
|
[Doc] Add figures and text to explain the difference between the XML syntax for QuickLogic memory bank
|
2021-10-04 12:09:42 -07:00 |
|
tangxifan
|
b0a97a7052
|
[Doc] Update doc about WLR usage for QL memory bank
|
2021-09-27 10:24:04 -07:00 |
|
tangxifan
|
f9bceff33a
|
[Doc] Update documentation for the flatten BL/WL protocols
|
2021-09-25 20:44:45 -07:00 |
|
tangxifan
|
10774dc15c
|
[Doc] Updated documentation about new syntax in fabric key
|
2021-09-21 17:01:52 -07:00 |
|
tangxifan
|
d9d959709c
|
[Doc] Add missing figures
|
2021-09-20 20:31:53 -07:00 |
|
tangxifan
|
3146d2484f
|
[Doc] Update documentation on the WLR definition for circuit model
|
2021-09-20 17:21:33 -07:00 |
|
tangxifan
|
73d21c9730
|
[Doc] Update doc about how to use the QuickLogic memory bank
|
2021-09-10 15:30:37 -07:00 |
|
tangxifan
|
43afaca17c
|
[Doc] Add more details about the new syntax
|
2021-07-01 23:51:54 -06:00 |
|
tangxifan
|
0851075bc9
|
[Doc] Update documentation about the new feature in pin constraint file
|
2021-07-01 23:47:36 -06:00 |
|
tangxifan
|
ac9046b7d2
|
[Doc] Remove ``define_simulation.v`` since it is no longer needed.
|
2021-06-29 15:38:35 -06:00 |
|
tangxifan
|
30027b8c15
|
[Doc] Update doc to deprecate anything related to '--support_icarus_simulator' and '--include_signal_init'
|
2021-06-25 15:27:15 -06:00 |
|
tangxifan
|
11d0283771
|
[Doc] Remove option '--support_icarus_simulator'. Add option '--embed_bitstream'
|
2021-06-25 15:11:12 -06:00 |
|
tangxifan
|
507f5ee54c
|
[Doc] Update documentation about time unit support in writing simulation file
|
2021-06-25 10:34:43 -06:00 |
|
tangxifan
|
8e2ba718d0
|
[Doc] update documentation on the new option '--testbench_type'
|
2021-06-25 10:16:48 -06:00 |