[Doc] Remove option '--support_icarus_simulator'. Add option '--embed_bitstream'
This commit is contained in:
parent
90163fab6c
commit
11d0283771
|
@ -106,9 +106,11 @@ write_preconfigured_fabric_wrapper
|
|||
|
||||
Specify the default net type for the Verilog netlists. Currently, supported types are ``none`` and ``wire``. Default value: ``none``.
|
||||
|
||||
.. option:: --support_icarus_simulator
|
||||
.. option:: --embed_bitstream <string>
|
||||
|
||||
Output Verilog netlists with syntax that iVerilog simulator can accept
|
||||
Specify if the bitstream should be embedded to the Verilog netlists in HDL codes. Available options are ``none``, ``iverilog`` and ``modelsim``. Default value: ``modelsim``.
|
||||
|
||||
.. warning:: If the option ``none`` is selected, bitstream will not be embedded. Users should force the bitstream through HDL simulator commands. Otherwise, functionality of the wrapper netlist is wrong!
|
||||
|
||||
.. option:: --include_signal_init
|
||||
|
||||
|
@ -148,10 +150,6 @@ write_preconfigured_testbench
|
|||
|
||||
Specify the default net type for the Verilog netlists. Currently, supported types are ``none`` and ``wire``. Default value: ``none``.
|
||||
|
||||
.. option:: --support_icarus_simulator
|
||||
|
||||
Output Verilog netlists with syntax that iVerilog simulator can accept
|
||||
|
||||
.. option:: --verbose
|
||||
|
||||
Show verbose log
|
||||
|
|
Loading…
Reference in New Issue