kareem c1e0d5ba06 openlane!: reharden gpio_control_block ... update gpio_control_block config for new openlane versions: - disable `SYNTH_BUFFERING` and `SYNTH_SIZING` to limit the design size and fit the floorplan - change `SYNTH_STRATEGY` to `AREA 0` to minimize design cells - disable `PL_RESIZER_TIMING_OPTIMIZATIONS` and enable `GLB_RESIZER_TIMING_OPTIMIZATIONS` - remove `FP_IO_*` and replace them with `FP_DEF_TEMPLATE` for io placement - set `DECAP_CELL` to not use ef decaps.. i think that was for simulations? - enable some turned off `QUIT_*` variables - replace deprecated variables such as `GLB_RT_*` - customize `pdn.tcl` to force pdn straps to follow the old pattern - replace `$script_dir` with `$::env(DESIGN_DIR)` !IMPORTANT - still need to run dynamic simulations		2022-09-14 11:06:23 -07:00
..
template	harden: gpio_control_block with updated rtl	2022-08-15 02:29:01 -07:00
base.sdc	gpio_control_block constrains fix (#69)	2022-04-15 11:50:54 -07:00
config.tcl	openlane!: reharden gpio_control_block	2022-09-14 11:06:23 -07:00
io_place.tcl	[DATA] Update mgmt_protect/gpio_control_block to remove buffers after tri-state cells	2021-12-24 21:06:58 +02:00
macro_placement.cfg	Update gpio_control_block	2021-11-05 16:54:55 +02:00
pdn.tcl	openlane!: reharden gpio_control_block	2022-09-14 11:06:23 -07:00
yosys_mapping.v	- update gpio_control_block config (#57)	2022-04-08 09:27:51 -07:00