tangxifan
|
c8d04c4f00
|
plug in fast look-up builder
|
2019-08-08 21:20:28 -06:00 |
Ganesh Gore
|
0cc439f76c
|
Working lattice benchmark unclean commit
|
2019-08-08 18:08:39 -06:00 |
|
tangxifan
|
158c67075e
|
built a conversion from spice_models to circuit_library and plug in
|
2019-08-08 17:25:27 -06:00 |
Baudouin Chauviere
|
0b46adb5ef
|
Correction to the explicit Verilog for FPGAs above 2x2
|
2019-08-08 15:17:43 -06:00 |
|
tangxifan
|
e19485bbb7
|
add more accessors and more to be added when plug into framework
|
2019-08-08 14:16:29 -06:00 |
|
tangxifan
|
ad8c33e1ba
|
complete the mutators
|
2019-08-08 11:33:11 -06:00 |
|
tangxifan
|
5b0c9572c3
|
add mutators for delay_info
|
2019-08-07 21:19:16 -06:00 |
|
tangxifan
|
03a64e2ad8
|
complete the mutators for ports
|
2019-08-07 20:54:27 -06:00 |
|
tangxifan
|
9f8c7a3fc7
|
adding port mutators
|
2019-08-07 17:47:39 -06:00 |
|
tangxifan
|
ed4642a23f
|
adding basic mutators
|
2019-08-07 17:12:05 -06:00 |
|
tangxifan
|
38962c4607
|
adding member functions for circuit library
|
2019-08-07 15:45:27 -06:00 |
|
tangxifan
|
74da4ed51a
|
start creating the class for circuit models
|
2019-08-07 11:38:45 -06:00 |
|
tangxifan
|
f57495feba
|
Now we can also auto-generate the Verilog for a mux2 std cell
|
2019-08-06 15:19:01 -06:00 |
|
tangxifan
|
55bfaf271d
|
Merge branch 'dev' into std_map_support
|
2019-08-06 14:38:19 -06:00 |
|
tangxifan
|
afa468a442
|
hotfix in minor Verilog generation
|
2019-08-06 14:17:57 -06:00 |
|
tangxifan
|
b207050b03
|
minor fix in documentation
|
2019-08-06 14:17:57 -06:00 |
|
tangxifan
|
b4f3dfc82d
|
bug fixing for local encoder's bitstream generation
|
2019-08-06 14:17:57 -06:00 |
|
tangxifan
|
fc93a4941a
|
update documentation
|
2019-08-06 14:17:56 -06:00 |
|
tangxifan
|
7603850d72
|
complete documentation for new features
|
2019-08-06 14:17:56 -06:00 |
|
tangxifan
|
3a490fdd59
|
bug fixing on the port map alignment
|
2019-08-06 14:17:56 -06:00 |
|
tangxifan
|
890ff05628
|
bug fixing and get ready for testing
|
2019-08-06 14:17:56 -06:00 |
|
tangxifan
|
c08c136844
|
set a working range for the encoders
|
2019-08-06 14:17:56 -06:00 |
|
tangxifan
|
386bddacd1
|
updated bitstream generator for local encoders
|
2019-08-06 14:17:56 -06:00 |
|
tangxifan
|
557b1af633
|
add Verilog generation for local encoders, bitstream upgrade TODO
|
2019-08-06 14:17:56 -06:00 |
|
tangxifan
|
003883b13b
|
implementing the local encoders
|
2019-08-06 14:17:55 -06:00 |
|
tangxifan
|
fb2ca66ce9
|
start adding submodules of local encoders to multiplexer
|
2019-08-06 14:17:55 -06:00 |
|
tangxifan
|
33f3a991b5
|
init effort to start developing mux local encoders
|
2019-08-06 14:17:55 -06:00 |
|
tangxifan
|
7748340314
|
hot fix on tutorial
|
2019-08-06 14:17:55 -06:00 |
|
Baudouin Chauviere
|
0a5546e43c
|
Fully functional
|
2019-08-05 14:06:07 -06:00 |
|
tangxifan
|
2291c52fab
|
Merge branch 'dev' of https://github.com/LNIS-Projects/OpenFPGA into dev
|
2019-07-30 16:54:55 -06:00 |
|
tangxifan
|
8a046394f8
|
add documentation for multi-mode configurable block support
|
2019-07-30 16:47:41 -06:00 |
AurelienUoU
|
40b7f1cc53
|
Merge remote-tracking branch 'origin/dev' into heterogeneous
|
2019-07-29 11:45:23 -06:00 |
|
tangxifan
|
c95fea268d
|
Merge pull request #25 from LNIS-Projects/dev
Dev
|
2019-07-27 15:20:53 -06:00 |
|
tangxifan
|
716c3c63c3
|
Merge branch 'dev' of https://github.com/LNIS-Projects/OpenFPGA into dev
|
2019-07-27 15:06:06 -06:00 |
|
AurelienUoU
|
7d469d8b4f
|
Docker try 2
|
2019-07-22 13:06:46 -06:00 |
|
AurelienUoU
|
52b754f9c1
|
Update
|
2019-07-22 10:14:03 -06:00 |
|
AurelienUoU
|
0854161a63
|
Docker update
|
2019-07-22 09:42:31 -06:00 |
|
AurelienUoU
|
64a67dceaf
|
Merge branch 'documentation' of https://github.com/LNIS-Projects/OpenFPGA into documentation
|
2019-07-18 16:34:47 -06:00 |
|
AurelienUoU
|
f4e999ef6d
|
Correct error in demo, set a new generated ff_${benchmark}.v file rather than overwrite
|
2019-07-18 16:33:23 -06:00 |
|
tangxifan
|
73d6d5264a
|
Merge branch 'dev' of https://github.com/LNIS-Projects/OpenFPGA into dev
|
2019-07-18 13:40:19 -06:00 |
|
tangxifan
|
434c0d9683
|
hot fix on tutorial
|
2019-07-18 13:39:47 -06:00 |
|
tangxifan
|
e52deac6ad
|
Merge pull request #20 from LNIS-Projects/dev
Add fracturable LUT documentation
|
2019-07-18 09:06:32 -04:00 |
|
tangxifan
|
ac1c5bb59a
|
Merge pull request #16 from LNIS-Projects/egiacomin-patch-2
Update building.md
|
2019-07-17 18:49:11 -04:00 |
|
Xifan Tang
|
173440ffc3
|
retry
|
2019-07-17 18:46:54 -04:00 |
|
Xifan Tang
|
8226f42d3d
|
use hfill to place image inline
|
2019-07-17 18:46:14 -04:00 |
|
Xifan Tang
|
a80199057d
|
logo placement
|
2019-07-17 18:43:17 -04:00 |
|
Xifan Tang
|
37abd8af40
|
try to place inline logo
|
2019-07-17 18:40:26 -04:00 |
|
Xifan Tang
|
f3ed949c4b
|
retry placing images
|
2019-07-17 18:36:49 -04:00 |
|
Xifan Tang
|
b104de0263
|
resize logo again
|
2019-07-17 17:56:06 -04:00 |
|
Xifan Tang
|
b850610cea
|
resize logo to fit
|
2019-07-17 17:55:10 -04:00 |