Commit Graph

1400 Commits

Author SHA1 Message Date
Lin a785a57520 small bug mod 2024-08-18 22:41:40 -07:00
Lin 755959a890 add cb cx write function 2024-08-08 02:54:02 -07:00
Lin e45619b22d write sb 2024-08-08 01:00:35 -07:00
Lin 9c67950a75 preload functions 2024-08-07 03:20:45 -07:00
Lin 72a90a4d8f add preload function 2024-08-05 19:42:21 -07:00
Lin c726744154 add sb unique modules 2024-08-05 02:23:47 -07:00
Lin 5ac19ea628 read unique blocks io 2024-08-04 20:51:27 -07:00
Lin 7f426d5939 add commands 2024-08-02 03:10:10 -07:00
Lin 48a386c9b6 add read and write uniqueblocks commands 2024-08-02 01:43:01 -07:00
tangxifan ad8ad25250 [core] format 2024-05-31 19:44:40 -07:00
tangxifan 93ebbef851 [core] fixed a bug 2024-05-31 19:42:50 -07:00
tangxifan 514ec2f02e [core] code format 2024-05-31 18:02:46 -07:00
tangxifan 2d10be9edb [core] code comments 2024-05-31 18:00:24 -07:00
tangxifan f9cd01636d [core] fixed the bug where there is only 1 routing trace for a net which should be ignored (due to treated as global). This net should not be ignored unless there are >1 routing traces on the top-level pb. Then we can merge one. 2024-05-31 17:57:36 -07:00
tangxifan 212abecc27 [core] syntax 2024-05-31 17:41:49 -07:00
tangxifan 348d474bfd [core] more debuggin messages 2024-05-31 17:40:19 -07:00
tangxifan c565264e7d [core] more debuggin messages 2024-05-31 17:14:42 -07:00
tangxifan 6dc31bf892 [core] fixed a bug on missing net sync up during repack 2024-05-31 16:53:59 -07:00
tangxifan 5b35f567d2 [core] detailed messages to trace why some nets are no sync 2024-05-31 16:00:10 -07:00
tangxifan 5adc1be204 [core] syntax 2024-05-31 15:50:27 -07:00
tangxifan a9ccc277bd [core] more debugging message 2024-05-31 15:49:34 -07:00
tangxifan 937e279c59 [core] adding more debugging messages 2024-05-31 15:43:51 -07:00
tangxifan 7a7fc679a8 [core] enable more debugging message in repacker 2024-05-31 14:52:59 -07:00
tangxifan edb50f1b4d [core] update debug messages 2024-05-31 14:37:46 -07:00
tangxifan 48c0b4b219 [core] fixed a bug where net name is not shown correctly on wire LUTs 2024-05-31 12:45:12 -07:00
tangxifan 74e94b855e [core] fixed a bug where gsb OPIN name does not match the switch block module 2024-05-29 10:27:10 -07:00
tangxifan 52ae484a7c [core] fixed a bug on messed up wire connections for OPINs 2024-05-20 13:50:31 -07:00
tangxifan ca6e2f9831 [core] code format 2024-05-20 13:41:35 -07:00
tangxifan 4a791249bf [core] fixed a bug on requirement wire model for direction connection which is part of a cb 2024-05-20 12:52:07 -07:00
tangxifan b554a3d855 [core] code format 2024-05-19 17:24:38 -07:00
tangxifan 56aaa6a1f4 [core] sytax 2024-05-19 17:23:48 -07:00
tangxifan 065d77c679 [core] supporting opin connection to cb in tiles 2024-05-19 17:04:24 -07:00
tangxifan 9079056871 [core] now connect OPIN to CB in top-level module 2024-05-19 14:27:36 -07:00
tangxifan 918bf79ca3 [core] update vtr and developing caches for OPIN lists just for connection blocks 2024-05-19 14:10:00 -07:00
tangxifan 772da3006b [core] code format 2024-05-18 22:19:17 -07:00
tangxifan 304f34525e [core] syntax 2024-05-18 22:17:52 -07:00
tangxifan b533ea4060 [core] now cb module include OPIN nodes 2024-05-18 22:00:02 -07:00
tangxifan 926b9e9739 [core] code format 2024-05-18 12:33:19 -07:00
tangxifan 3b93bea3d1 [core] syntax 2024-05-18 12:29:38 -07:00
tangxifan 0d8c21ca84 [core] add new type 'part_of_cb' for tile direct connections 2024-05-17 18:59:53 -07:00
tangxifan 7848bdaeac [core] code format 2024-05-09 22:50:49 -07:00
tangxifan 5f37d63061 [core] fixed a bug where incoming edges are not built after loading rr_graph in vpr 2024-05-09 19:38:26 -07:00
tangxifan 7dc2c4951c [core] add missing header required by clang-11+ 2024-05-05 21:56:56 -07:00
tangxifan 3d8107487c [core] code format 2024-05-03 10:21:39 -07:00
tangxifan c7501cb9b7 [core] fixed the bugs when there are module renaming 2024-05-03 10:20:19 -07:00
tangxifan f41a5e8b89 [core] fixed some bugs 2024-05-02 22:49:06 -07:00
tangxifan c557b0104a [core] avoid unwanted tab 2024-05-02 21:34:12 -07:00
tangxifan b85ec28eb8 [core] code format 2024-05-02 21:17:17 -07:00
tangxifan d3b1e562ad [core] fixed some bugs on format 2024-05-02 21:11:20 -07:00
tangxifan bf24382f19 [core] code format 2024-05-02 18:33:07 -07:00