riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
784 Commits 70 Branches 8 Tags 104 MiB
Commit Graph

784 Commits

Author SHA1 Message Date
BaudouinChauviere 7a49ca8ce2
Update index.rst 
New section in the doc
 2018-12-03 10:58:50 -07:00
BaudouinChauviere 99769c1510
Create circuit_model_examples.rst 
Better architecture of the doc
 2018-12-03 10:58:11 -07:00
BaudouinChauviere 47a214520f
Update index.rst 
Skip lines
 2018-12-03 10:32:15 -07:00
BaudouinChauviere 6827549be2
Update index.rst 
Include the links for the external documentation
 2018-12-03 10:31:02 -07:00
tangxifan 70751551b5 fix a bug in wired LUT support 2018-11-30 21:33:31 -07:00
tangxifan 4f5f8de46f Add Yosys and update flow_flow Perl Script 2018-11-30 21:14:43 -07:00
tangxifan e223868df8 fix bugs for wired LUTs 2018-11-27 12:46:30 -07:00
Aur??Lien ALACCHI de2bc18bbb bugs fixed for shift register benchmark 2018-11-26 16:58:45 -07:00
Baudouin Chauviere d55ecd154b Add the PTM to the benchmark flow 2018-11-21 11:32:34 -07:00
Baudouin Chauviere 8ce0a84bc1 Correction of the global make, the fpga_flow and the doc 2018-11-20 14:47:15 -07:00
Baudouin Chauviere 03e902023a Perl script integrated to flow. rm shell one 2018-11-20 13:32:11 -07:00
Baudouin Chauviere 15d69e2bb1 Generation script finished TODO: integration in flow 2018-11-20 13:24:31 -07:00
Baudouin Chauviere e74f05a161 Switching from sh to pl 2018-11-20 10:15:31 -07:00
Baudouin Chauviere 9611576d6a Update on the examples to respect the new syntax 2018-11-19 15:50:29 -07:00
tangxifan 861c449606 support wired LUT in FPGA-SPICE and FPGA-Verilog 2018-11-15 15:57:49 -07:00
Baudouin Chauviere f7d7a056da Modification of the fpga_spice_utils 2018-11-15 14:11:55 -07:00
Baudouin Chauviere c81d00bb51 Correction of the double free bug 2018-11-15 13:55:16 -07:00
Baudouin Chauviere e93c96801b Adding abc without bb support in the project 
Needed for fpga_flow in standard mode (vtr_standard uses abc with bb support)
 2018-11-15 13:51:25 -07:00
Baudouin Chauviere ea9cb91cad Update of the examples to correspond to the new syntax 2018-11-14 14:01:39 -07:00
Baudouin Chauviere ebc4629946 Correction of the compilation to automatically get the submodules 2018-11-08 15:56:22 -07:00
Baudouin Chauviere fbaa52544c Implementation of OpenSTA in the project 2018-11-08 13:13:45 -07:00
Baudouin Chauviere dddca8acbb Global Makefile and typo correction 2018-10-24 17:34:51 -06:00
Baudouin Chauviere 9538dbd644 Config script written and changed some rights for some files 2018-10-24 15:59:32 -06:00
Aurelien Alacchi 4a950c6857 Flatten_hierarchy_doc 2018-10-18 16:28:12 -06:00
Aurelien Alacchi aa5449c37d Verif_modif_doc_title_2 2018-10-17 16:49:55 -06:00
Aurelien Alacchi 6327a4486b Revert "Verif_modif_doc_title" 
This reverts commit 8f7f88ebea.
 2018-10-17 16:47:32 -06:00
Aurelien Alacchi 8f7f88ebea Verif_modif_doc_title 2018-10-17 16:45:42 -06:00
Aurelien Alacchi 2cfbe2b997 FPGA-Verilog_doc_update 2018-10-17 16:38:03 -06:00
Aurelien Alacchi e96c6e2f02 Revert "Bug_correction_fpga-spice_commandLine" 
This reverts commit 33e76d0255.
 2018-10-12 16:09:14 -06:00
Aurelien Alacchi 33e76d0255 Bug_correction_fpga-spice_commandLine 2018-10-12 16:05:53 -06:00
Aurelien Alacchi 26538cb2bc Correction_file_commandline_fpga-spice 2018-10-12 16:03:23 -06:00
Aurelien Alacchi e0c2fc2c8a Documentation_code&example_update 2018-10-12 15:50:09 -06:00
Aurelien Alacchi 07380ed1fa Minor_bug_fig_name_correction 2018-10-09 15:33:30 -06:00
Aurelien Alacchi 201c0797b2 Merge branch 'master' of https://github.com/LNIS-Projects/OpenFPGA 2018-10-09 15:29:18 -06:00
Aurelien Alacchi a43574e593 Update_doc_circuit_level_fig_fixed 2018-10-09 15:29:15 -06:00
Baudouin Chauviere c051b109c6 Revert "Correction" 
This reverts commit 5734b56502.
 2018-10-09 15:12:36 -06:00
Baudouin Chauviere 5734b56502 Correction 
Image centered
 2018-10-09 15:10:07 -06:00
Baudouin Chauviere bee23b6cb1 Images resized 2018-10-09 15:08:50 -06:00
Baudouin Chauviere b4d2f6c723 Test image resizing 2018-10-09 15:07:23 -06:00
Baudouin Chauviere c36598e7a4 Revert "Trying to resize images" 
This reverts commit 98ea09d6af.
 2018-10-09 15:02:33 -06:00
Baudouin Chauviere 98ea09d6af Trying to resize images 2018-10-09 15:02:19 -06:00
Baudouin Chauviere 54df294c8d Revert "Trying to resize the images in XML" 
This reverts commit a52ef95ef0.
 2018-10-09 14:59:05 -06:00
Baudouin Chauviere a52ef95ef0 Trying to resize the images in XML 2018-10-09 14:58:47 -06:00
Baudouin Chauviere 1e04436cbb Corrections of some syntax errors 2018-10-09 14:46:43 -06:00
Baudouin Chauviere 8565e4e376 Addition of the second example and a ReadME to understand them. 
Also:

- Figures were added
 2018-10-09 14:42:15 -06:00
Aurelien Alacchi d1c01cd68b Update_bug_fig_doc_CL 2018-10-08 17:54:44 -06:00
Aurelien Alacchi 7c51129a33 test42docFig 2018-10-08 16:20:34 -06:00
Aurelien Alacchi 8723722e99 test_correction_bug_fig_doc_CL 2018-10-08 16:18:56 -06:00
Aurelien Alacchi ebd4b282f5 test_correction_figure 2018-10-08 16:00:21 -06:00
Aurelien Alacchi a318f8e20e Update_doc_circuit_level_bug_image 2018-10-08 15:48:54 -06:00