riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Correction_file_commandline_fpga-spice

This commit is contained in:
Aurelien Alacchi 2018-10-12 16:03:23 -06:00
parent e0c2fc2c8a
commit 26538cb2bc
1 changed files with 0 additions and 15 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

15
docs/source/fpga_spice/command_line_usage.rst
View File

@ -56,18 +56,3 @@ FPGA-SPICE Supported Options::
"--fpga_spice_sim_mt_num <int>", "Set the number of multi-thread used in simulation"
.. note:: The parasitic net estimation technique is used to analyze the parasitic net activities which improves the accuracy of power analysis. When turned off, the errors between the full-chip-level and grid/component-level testbenches will increase."
BB estimate of min-dist (placement) wirelength: 40
bb_cost recomputed from scratch: 0.4
timing_cost recomputed from scratch: 6.94244e-10
delay_cost recomputed from scratch: 2.76553e-09