riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Update_bug_fig_doc_CL

This commit is contained in:
Aurelien Alacchi 2018-10-08 17:54:44 -06:00
parent 7c51129a33
commit d1c01cd68b
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
docs/source/arch_lang/circuit_modules.rst
View File

@ -122,7 +122,7 @@ Inverters and Buffers
* **f_per_stage:** Define the ratio of driving strength between the levels of a tapered driver. This parameter is valid only when tapered is turned on. Default value is 4.
**Inverter x1 example**::
**Inverter x1 example**
:numref:`fig_inv1` is the inverter symbol depicted in this example.
@ -150,7 +150,7 @@ This example shows:
* The tapered parameter is not declared and is off by default
**Buffer x2 example** ::
**Buffer x2 example**
:numref:`fig_buff` is the buffer symbol depicted in this example.
@ -176,7 +176,7 @@ This example shows:
* The tapered parameter is not declared and is off by default
**Tapered inverter x16 example** ::
**Tapered inverter x16 example**
:numref:`fig_invtap4` is the tapered inverter symbol depicted this example.