riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Update index.rst 

Include the links for the external documentation
This commit is contained in:
BaudouinChauviere 2018-12-03 10:31:02 -07:00 committed by GitHub
parent 70751551b5
commit 6827549be2
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 10 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

13
docs/source/index.rst
View File

@ -6,9 +6,9 @@
Welcome to OpenFPGA's documentation!
====================================
For more information on the ABC see .
For more information on the VPR see
For more information on the original FPGA architecture description language see
For more information on the ABC see abc_doc_ // abc_github_
For more information on the VTR see vtr_doc_ // vtr_github_
For more information on the original FPGA architecture description language see xml_vtr_
.. toctree::
:caption: Motivation
@ -55,3 +55,10 @@ Indices and tables
* :ref:`genindex`
* :ref:`modindex`
* :ref:`search`
.. _abc_doc: https://people.eecs.berkeley.edu/~alanmi/abc/
.. _abc_github: https://github.com/berkeley-abc/abc
.. _vpr_doc: https://docs.verilogtorouting.org/en/latest/
.. _vpr_github: https://github.com/verilog-to-routing/vtr-verilog-to-routing
.. _xml_vtr: https://docs.verilogtorouting.org/en/latest/arch/reference/