| .. |
|
.gitignore
|
Update some .gitignore files
|
2019-06-20 14:27:57 +02:00 |
|
abc9.v
|
Add test
|
2019-07-02 19:13:40 -07:00 |
|
abc9.ys
|
Add test
|
2019-07-02 19:13:40 -07:00 |
|
attrib05_port_conn.v
|
Moved tests that fail with Icarus Verilog to /tests/various. Those tests are just for parsing Verilog.
|
2019-06-04 10:42:42 +02:00 |
|
attrib05_port_conn.ys
|
Moved tests that fail with Icarus Verilog to /tests/various. Those tests are just for parsing Verilog.
|
2019-06-04 10:42:42 +02:00 |
|
attrib07_func_call.v
|
Moved tests that fail with Icarus Verilog to /tests/various. Those tests are just for parsing Verilog.
|
2019-06-04 10:42:42 +02:00 |
|
attrib07_func_call.ys
|
Moved tests that fail with Icarus Verilog to /tests/various. Those tests are just for parsing Verilog.
|
2019-06-04 10:42:42 +02:00 |
|
chparam.sh
|
Add tests/various/chparam.sh
|
2019-05-06 16:03:15 +02:00 |
|
constmsk_test.v
|
Added tests/various/constmsk_test.ys
|
2014-09-04 15:07:30 +02:00 |
|
constmsk_test.ys
|
Added tests/various/constmsk_test.ys
|
2014-09-04 15:07:30 +02:00 |
|
constmsk_testmap.v
|
Added tests/various/constmsk_test.ys
|
2014-09-04 15:07:30 +02:00 |
|
elab_sys_tasks.sv
|
Initial implementation of elaboration system tasks
|
2019-05-03 03:10:43 +03:00 |
|
elab_sys_tasks.ys
|
Initial implementation of elaboration system tasks
|
2019-05-03 03:10:43 +03:00 |
|
hierarchy.sh
|
Fix tests
|
2019-04-21 11:40:20 +02:00 |
|
muxcover.ys
|
Merge origin/master
|
2019-06-27 11:20:15 -07:00 |
|
muxpack.v
|
Add more tests
|
2019-06-21 12:31:04 -07:00 |
|
muxpack.ys
|
Add more tests
|
2019-06-21 12:31:04 -07:00 |
|
opt_rmdff.v
|
Fix init
|
2019-05-24 18:43:26 -07:00 |
|
opt_rmdff.ys
|
Add more tests
|
2019-05-24 18:33:18 -07:00 |
|
pmux2shiftx.v
|
Add #1135 testcase
|
2019-06-27 11:02:52 -07:00 |
|
pmux2shiftx.ys
|
Add #1135 testcase
|
2019-06-27 11:02:52 -07:00 |
|
reg_wire_error.sv
|
Modified errors into warnings
|
2018-06-05 18:03:22 +03:00 |
|
reg_wire_error.ys
|
reg_wire_error test needs the -sv flag so it is run via a script so it had to be moved out of the tests/simple dir that only runs Verilog files
|
2018-06-05 18:00:06 +03:00 |
|
run-test.sh
|
Address requested changes - don't require non-$ name.
|
2019-02-22 16:06:10 -08:00 |
|
script.ys
|
Update test for Pass::call_on_module()
|
2019-07-02 08:22:31 -07:00 |
|
shregmap.v
|
Add shregmap -tech xilinx test
|
2019-06-12 08:34:06 -07:00 |
|
shregmap.ys
|
Add shregmap -tech xilinx test
|
2019-06-12 08:34:06 -07:00 |
|
signext.ys
|
Extend sign extension tests
|
2019-06-20 12:43:59 -07:00 |
|
specify.v
|
Fix tests/various/specify.v
|
2019-07-03 11:25:05 +02:00 |
|
specify.ys
|
Fix tests/various/specify.v
|
2019-07-03 11:25:05 +02:00 |
|
submod_extract.ys
|
Added tests/various/submod_extract.ys
|
2014-07-26 17:22:18 +02:00 |
de26328130