riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Update test for Pass::call_on_module()

This commit is contained in:
Eddie Hung 2019-07-02 08:22:31 -07:00
parent f1504696e5
commit 81a717e9b7
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
tests/various/script.ys
View File

@ -9,7 +9,7 @@ read_verilog -formal <<EOT
endmodule
module other;
wire [1023:0] _DELETE = "delete c:bar";
wire [1023:0] _DELETE = "cd; delete c:bar";
endmodule
EOT