riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/tests/openmsp430/rtl
History
Clifford Wolf 7764d0ba1d initial import 2013-01-05 11:13:26 +01:00
..
omsp_alu.v initial import 2013-01-05 11:13:26 +01:00
omsp_and_gate.v initial import 2013-01-05 11:13:26 +01:00
omsp_clock_gate.v initial import 2013-01-05 11:13:26 +01:00
omsp_clock_module.v initial import 2013-01-05 11:13:26 +01:00
omsp_clock_mux.v initial import 2013-01-05 11:13:26 +01:00
omsp_dbg.v initial import 2013-01-05 11:13:26 +01:00
omsp_dbg_hwbrk.v initial import 2013-01-05 11:13:26 +01:00
omsp_dbg_uart.v initial import 2013-01-05 11:13:26 +01:00
omsp_execution_unit.v initial import 2013-01-05 11:13:26 +01:00
omsp_frontend.v initial import 2013-01-05 11:13:26 +01:00
omsp_mem_backbone.v initial import 2013-01-05 11:13:26 +01:00
omsp_multiplier.v initial import 2013-01-05 11:13:26 +01:00
omsp_register_file.v initial import 2013-01-05 11:13:26 +01:00
omsp_scan_mux.v initial import 2013-01-05 11:13:26 +01:00
omsp_sfr.v initial import 2013-01-05 11:13:26 +01:00
omsp_sync_cell.v initial import 2013-01-05 11:13:26 +01:00
omsp_sync_reset.v initial import 2013-01-05 11:13:26 +01:00
omsp_wakeup_cell.v initial import 2013-01-05 11:13:26 +01:00
omsp_watchdog.v initial import 2013-01-05 11:13:26 +01:00
openMSP430.v initial import 2013-01-05 11:13:26 +01:00
openMSP430_defines.v initial import 2013-01-05 11:13:26 +01:00
openMSP430_undefines.v initial import 2013-01-05 11:13:26 +01:00