yosys/tests/various/muxpack.ys

269 lines
6.2 KiB
Plaintext
Raw Normal View History

2019-06-06 13:54:38 -05:00
read_verilog muxpack.v
design -save read
2019-06-06 13:54:38 -05:00
hierarchy -top mux_if_unbal_4_1
prep
design -save gold
muxpack
opt
#stat
2019-06-06 14:44:06 -05:00
select -assert-count 0 t:$mux
2019-06-06 13:54:38 -05:00
select -assert-count 1 t:$pmux
design -stash gate
design -import gold -as gold
design -import gate -as gate
miter -equiv -flatten -make_assert -make_outputs gold gate miter
sat -verify -prove-asserts -show-ports miter
design -load read
hierarchy -top mux_if_unbal_5_3
prep
design -save gold
muxpack
opt
#stat
2019-06-06 14:44:06 -05:00
select -assert-count 0 t:$mux
2019-06-06 13:54:38 -05:00
select -assert-count 1 t:$pmux
design -stash gate
design -import gold -as gold
design -import gate -as gate
miter -equiv -flatten -make_assert -make_outputs gold gate miter
sat -verify -prove-asserts -show-ports miter
# TODO: Currently ExclusiveDatabase only analyses $eq cells
#design -load read
#hierarchy -top mux_if_unbal_5_3_invert
#prep
#design -save gold
#muxpack
#opt
#stat
#select -assert-count 0 t:$mux
#select -assert-count 1 t:$pmux
#design -stash gate
#design -import gold -as gold
#design -import gate -as gate
#miter -equiv -flatten -make_assert -make_outputs gold gate miter
#sat -verify -prove-asserts -show-ports miter
2019-06-06 13:59:41 -05:00
design -load read
hierarchy -top mux_if_unbal_5_3_width_mismatch
prep
design -save gold
muxpack
opt
#stat
2019-06-06 14:44:06 -05:00
select -assert-count 0 t:$mux
2019-06-06 13:59:41 -05:00
select -assert-count 2 t:$pmux
design -stash gate
design -import gold -as gold
design -import gate -as gate
miter -equiv -flatten -make_assert -make_outputs gold gate miter
sat -verify -prove-asserts -show-ports miter
design -load read
2019-06-06 14:03:44 -05:00
hierarchy -top mux_if_unbal_4_1_missing
prep
design -save gold
muxpack
opt
#stat
2019-06-06 14:44:06 -05:00
select -assert-count 0 t:$mux
2019-06-06 14:03:44 -05:00
select -assert-count 1 t:$pmux
design -stash gate
design -import gold -as gold
design -import gate -as gate
miter -equiv -flatten -make_assert -make_outputs gold gate miter
sat -verify -prove-asserts -show-ports miter
design -load read
hierarchy -top mux_if_unbal_5_3_order
2019-06-06 13:59:41 -05:00
prep
design -save gold
muxpack
opt
#stat
2019-06-06 14:44:06 -05:00
select -assert-count 0 t:$mux
select -assert-count 1 t:$pmux
design -stash gate
design -import gold -as gold
design -import gate -as gate
miter -equiv -flatten -make_assert -make_outputs gold gate miter
sat -verify -prove-asserts -show-ports miter
design -load read
hierarchy -top mux_if_unbal_4_1_nonexcl
prep
design -save gold
muxpack
opt
#stat
2019-06-06 14:44:06 -05:00
select -assert-count 0 t:$mux
select -assert-count 1 t:$pmux
design -stash gate
design -import gold -as gold
design -import gate -as gate
miter -equiv -flatten -make_assert -make_outputs gold gate miter
sat -verify -prove-asserts -show-ports miter
design -load read
hierarchy -top mux_if_unbal_5_3_nonexcl
prep
design -save gold
muxpack
opt
#stat
2019-06-06 14:44:06 -05:00
select -assert-count 0 t:$mux
2019-06-06 13:59:41 -05:00
select -assert-count 1 t:$pmux
design -stash gate
design -import gold -as gold
design -import gate -as gate
miter -equiv -flatten -make_assert -make_outputs gold gate miter
sat -verify -prove-asserts -show-ports miter
design -load read
2019-06-06 16:01:42 -05:00
hierarchy -top mux_case_unbal_8_7
prep
design -save gold
muxpack
opt
#stat
select -assert-count 0 t:$mux
select -assert-count 1 t:$pmux
design -stash gate
design -import gold -as gold
design -import gate -as gate
miter -equiv -flatten -make_assert -make_outputs gold gate miter
sat -verify -prove-asserts -show-ports miter
2019-06-06 16:21:34 -05:00
design -load read
hierarchy -top mux_if_bal_8_2
prep
design -save gold
muxpack
opt
#stat
2019-06-06 16:21:34 -05:00
select -assert-count 7 t:$mux
select -assert-count 0 t:$pmux
design -stash gate
design -import gold -as gold
design -import gate -as gate
miter -equiv -flatten -make_assert -make_outputs gold gate miter
sat -verify -prove-asserts -show-ports miter
2019-06-07 10:34:58 -05:00
design -load read
hierarchy -top mux_if_bal_5_1
prep
design -save gold
muxpack
opt
#stat
select -assert-count 4 t:$mux
select -assert-count 0 t:$pmux
2019-06-07 10:34:58 -05:00
design -stash gate
design -import gold -as gold
design -import gate -as gate
miter -equiv -flatten -make_assert -make_outputs gold gate miter
sat -verify -prove-asserts -show-ports miter
design -load read
hierarchy -top clairexen_nonexclusive_select
prep
design -save gold
muxpack
opt
#stat
select -assert-count 3 t:$mux
select -assert-count 0 t:$pmux
design -stash gate
design -import gold -as gold
design -import gate -as gate
miter -equiv -flatten -make_assert -make_outputs gold gate miter
sat -verify -prove-asserts -show-ports miter
2019-06-07 14:12:11 -05:00
#design -load read
#hierarchy -top clairexen_freduce
#prep
#design -save gold
#proc; opt; freduce; opt
#show
#muxpack
#opt
#stat
#select -assert-count 0 t:$mux
#select -assert-count 1 t:$pmux
#design -stash gate
#design -import gold -as gold
#design -import gate -as gate
#miter -equiv -flatten -make_assert -make_outputs gold gate miter
#sat -verify -prove-asserts -show-ports miter
2019-06-07 14:12:11 -05:00
design -load read
hierarchy -top case_nonexclusive_select
2019-06-07 14:12:11 -05:00
prep
design -save gold
muxpack
opt
#stat
2019-06-07 14:12:11 -05:00
select -assert-count 0 t:$mux
select -assert-count 2 t:$pmux
2019-06-07 14:12:11 -05:00
design -stash gate
design -import gold -as gold
design -import gate -as gate
miter -equiv -flatten -make_assert -make_outputs gold gate miter
sat -verify -prove-asserts -show-ports miter
design -load read
hierarchy -top case_nonoverlap
2019-06-21 14:31:04 -05:00
#prep # Do not prep otherwise $pmux's overlapping entry will get removed
proc
design -save gold
2019-06-21 14:31:04 -05:00
opt -fast -mux_undef
select -assert-count 2 t:$pmux
muxpack
opt
#stat
select -assert-count 0 t:$mux
select -assert-count 1 t:$pmux
design -stash gate
design -import gold -as gold
design -import gate -as gate
miter -equiv -flatten -make_assert -make_outputs gold gate miter
sat -verify -prove-asserts -show-ports miter
design -load read
hierarchy -top case_overlap
2019-06-21 14:13:00 -05:00
#prep # Do not prep otherwise $pmux's overlapping entry will get removed
proc
design -save gold
2019-06-21 14:31:04 -05:00
opt -fast -mux_undef
select -assert-count 2 t:$pmux
muxpack
opt
#stat
2019-06-21 14:31:04 -05:00
select -assert-count 0 t:$mux
select -assert-count 2 t:$pmux
design -stash gate
design -import gold -as gold
design -import gate -as gate
miter -equiv -flatten -make_assert -make_outputs gold gate miter
sat -verify -prove-asserts -show-ports miter
design -load read
hierarchy -top case_overlap2
#prep # Do not prep otherwise $pmux's overlapping entry will get removed
proc
design -save gold
opt -fast -mux_undef
select -assert-count 2 t:$pmux
muxpack
2019-06-21 14:13:00 -05:00
opt
#stat
select -assert-count 0 t:$mux
2019-06-21 14:13:00 -05:00
select -assert-count 2 t:$pmux
design -stash gate
design -import gold -as gold
design -import gate -as gate
miter -equiv -flatten -make_assert -make_outputs gold gate miter
sat -verify -prove-asserts -show-ports miter