riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Removal of more `stat` calls from tests

This commit is contained in:
Eddie Hung 2019-08-18 21:28:45 -07:00
parent 9e940f1276
commit f5170a7eda
3 changed files with 26 additions and 26 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

30
tests/various/muxpack.ys
View File

@ -6,7 +6,7 @@ prep
design -save gold
muxpack
opt
stat
#stat
select -assert-count 0 t:$mux
select -assert-count 1 t:$pmux
design -stash gate
@ -21,7 +21,7 @@ prep
design -save gold
muxpack
opt
stat
#stat
select -assert-count 0 t:$mux
select -assert-count 1 t:$pmux
design -stash gate
@ -52,7 +52,7 @@ prep
design -save gold
muxpack
opt
stat
#stat
select -assert-count 0 t:$mux
select -assert-count 2 t:$pmux
design -stash gate
@ -67,7 +67,7 @@ prep
design -save gold
muxpack
opt
stat
#stat
select -assert-count 0 t:$mux
select -assert-count 1 t:$pmux
design -stash gate
@ -82,7 +82,7 @@ prep
design -save gold
muxpack
opt
stat
#stat
select -assert-count 0 t:$mux
select -assert-count 1 t:$pmux
design -stash gate
@ -97,7 +97,7 @@ prep
design -save gold
muxpack
opt
stat
#stat
select -assert-count 0 t:$mux
select -assert-count 1 t:$pmux
design -stash gate
@ -112,7 +112,7 @@ prep
design -save gold
muxpack
opt
stat
#stat
select -assert-count 0 t:$mux
select -assert-count 1 t:$pmux
design -stash gate
@ -127,7 +127,7 @@ prep
design -save gold
muxpack
opt
stat
#stat
select -assert-count 0 t:$mux
select -assert-count 1 t:$pmux
design -stash gate
@ -142,7 +142,7 @@ prep
design -save gold
muxpack
opt
stat
#stat
select -assert-count 7 t:$mux
select -assert-count 0 t:$pmux
design -stash gate
@ -157,7 +157,7 @@ prep
design -save gold
muxpack
opt
stat
#stat
select -assert-count 4 t:$mux
select -assert-count 0 t:$pmux
design -stash gate
@ -172,7 +172,7 @@ prep
design -save gold
muxpack
opt
stat
#stat
select -assert-count 3 t:$mux
select -assert-count 0 t:$pmux
design -stash gate
@ -204,7 +204,7 @@ prep
design -save gold
muxpack
opt
stat
#stat
select -assert-count 0 t:$mux
select -assert-count 2 t:$pmux
design -stash gate
@ -222,7 +222,7 @@ opt -fast -mux_undef
select -assert-count 2 t:$pmux
muxpack
opt
stat
#stat
select -assert-count 0 t:$mux
select -assert-count 1 t:$pmux
design -stash gate
@ -240,7 +240,7 @@ opt -fast -mux_undef
select -assert-count 2 t:$pmux
muxpack
opt
stat
#stat
select -assert-count 0 t:$mux
select -assert-count 2 t:$pmux
design -stash gate
@ -258,7 +258,7 @@ opt -fast -mux_undef
select -assert-count 2 t:$pmux
muxpack
opt
stat
#stat
select -assert-count 0 t:$mux
select -assert-count 2 t:$pmux
design -stash gate

10
tests/various/opt_rmdff.ys
View File

@ -19,8 +19,8 @@ hierarchy -top equiv
equiv_simple -undef
equiv_status -assert
design -load gold
stat
design -load gate
stat
#design -load gold
#stat
#
#design -load gate
#stat

12
tests/various/shregmap.ys
View File

@ -11,7 +11,7 @@ shregmap -init
opt
stat
# stat
# show -width
select -assert-count 1 t:$_DFF_P_
select -assert-count 2 t:$__SHREG_DFF_P_
@ -26,11 +26,11 @@ prep
miter -equiv -flatten -make_assert -make_outputs gold gate miter
sat -verify -prove-asserts -show-ports -seq 5 miter
design -load gold
stat
#design -load gold
#stat
design -load gate
stat
#design -load gate
#stat
##########
@ -43,7 +43,7 @@ design -save gold
simplemap t:$dff t:$dffe
shregmap -tech xilinx
stat
#stat
# show -width
# write_verilog -noexpr -norename
select -assert-count 1 t:$_DFF_P_