mirror of https://github.com/efabless/caravel.git
c1e0d5ba06
update gpio_control_block config for new openlane versions: - disable `SYNTH_BUFFERING` and `SYNTH_SIZING` to limit the design size and fit the floorplan - change `SYNTH_STRATEGY` to `AREA 0` to minimize design cells - disable `PL_RESIZER_TIMING_OPTIMIZATIONS` and enable `GLB_RESIZER_TIMING_OPTIMIZATIONS` - remove `FP_IO_*` and replace them with `FP_DEF_TEMPLATE` for io placement - set `DECAP_CELL` to not use ef decaps.. i think that was for simulations? - enable some turned off `QUIT_*` variables - replace deprecated variables such as `GLB_RT_*` - customize `pdn.tcl` to force pdn straps to follow the old pattern - replace `$script_dir` with `$::env(DESIGN_DIR)` !IMPORTANT - still need to run dynamic simulations |
||
|---|---|---|
| .. | ||
| caravan_power_routing.lef | ||
| caravel_clocking.lef | ||
| chip_io.lef | ||
| chip_io_alt.lef | ||
| digital_pll.lef | ||
| gpio_control_block.lef | ||
| gpio_defaults_block.lef | ||
| gpio_logic_high.lef | ||
| housekeeping.lef | ||
| mgmt_protect.lef | ||
| mgmt_protect_hv.lef | ||
| mprj2_logic_high.lef | ||
| mprj_logic_high.lef | ||
| simple_por.lef | ||
| spare_logic_block.lef | ||
| user_analog_project_wrapper.lef | ||
| user_analog_project_wrapper_empty.lef | ||
| user_id_programming.lef | ||
| user_project_wrapper.lef | ||
| user_project_wrapper_empty.lef | ||
| xres_buf.lef | ||