riscv
/
SOFA
mirror of https://github.com/lnis-uofu/SOFA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
383 Commits 16 Branches 1 Tag 1.8 GiB
Commit Graph

383 Commits

Author SHA1 Message Date
Laboratory for Nano Integrated Systems (LNIS) 0c5b378592
Merge pull request #45 from LNIS-Projects/xt_dev 
Wrapper Testbench Converter
 2020-11-30 11:44:00 -07:00
tangxifan c676db1fe4 [Testbench] Bug fix in the ccff post-pnr testbench template 2020-11-30 11:18:42 -07:00
tangxifan c638edfc14 [Testbench] Regenerate ccff/scff testbenches for wrapper 2020-11-30 10:33:50 -07:00
tangxifan a900cba5a5 [HDL] Bug fix in the pin assignment due to the conflicts on sc_tail and ccff_tail 2020-11-30 10:29:05 -07:00
tangxifan e63cb7ca89 [Testbench] Rename testbench top module to be compatible with verification scripts 2020-11-30 10:23:30 -07:00
tangxifan c70d5ac4f0 [Testbench] Add ccff test wrapper testbench and include netlist 2020-11-30 09:42:31 -07:00
tangxifan 2b40d5fb4b [HDL] Bug fix 2020-11-30 09:34:26 -07:00
Tarachand Pagarani 9f7fb8a34d modify carry chain to change output mux 2020-11-30 07:08:09 -08:00
tangxifan fc3eadaf29 [Testbench] Add SCFF test for wrapper 2020-11-29 22:58:48 -07:00
tangxifan 0bf5a400e8 [Testbench] Add include netlists for wrapper testbenches 2020-11-29 22:48:25 -07:00
tangxifan 0ccc18d848 [Testbench] Bug fix in the paths to generate wrapper testbenches 2020-11-29 22:48:01 -07:00
tangxifan 931b93b83d [Testbench] Now wrapper testbench conversion can be batched 2020-11-29 22:38:16 -07:00
tangxifan 12c3e157bf [Testbench] Add a tempo fix on the analog pins 2020-11-29 22:32:36 -07:00
tangxifan 50089e11f9 [Testbench] Bug fix 2020-11-29 22:20:15 -07:00
tangxifan 4b681b88a6 [Testbench] Fix the unconnected wbs_we_i pin 2020-11-29 22:17:10 -07:00
tangxifan 724696a661 [Testbench] Add missing ports in the wrapper 2020-11-29 22:16:04 -07:00
tangxifan 5235424e83 [Testbench] Adapt path for signal init in testbench converter 2020-11-29 21:44:29 -07:00
tangxifan fec19ebc55 [Testbench] Typo fix 2020-11-29 21:19:56 -07:00
tangxifan 951f5f84ee [Testbench] Typo fix 2020-11-29 21:15:36 -07:00
tangxifan 78addbe294 [HDL] Name fix to be compatible with testbench generation 2020-11-29 21:01:44 -07:00
tangxifan e3efcebf2b [Testbench] Bug fix in include netlist 2020-11-29 21:00:20 -07:00
tangxifan 4ab69d925c [Testbench] Add include netlist for wrapper testbench 2020-11-29 20:46:50 -07:00
tangxifan eeb904a3e3 [Testbench] Typo fix in wrapper testbench converter 2020-11-29 20:32:59 -07:00
tangxifan a414a600a6 [Testbench] Bug fixed in wrapper testbench generator 2020-11-29 20:31:19 -07:00
tangxifan 64ae33066e [Testbench] Add script to convert post-PnR testbench for wrapper testbench 2020-11-29 20:23:34 -07:00
tangxifan fcee5f1c91 [HDL] Typo fix in pin assignment description 2020-11-29 18:02:26 -07:00
Laboratory for Nano Integrated Systems (LNIS) b0b5b0b325
Merge pull request #44 from LNIS-Projects/xt_dev 
Upgraded Caravel Wrapper Generator
 2020-11-29 13:27:52 -07:00
tangxifan de5411db6b [HDL] Add pin assignement for v1.1 HD FPGA 2020-11-29 12:58:53 -07:00
tangxifan cdfa3d5ff4 [HDL] Update wrapper using the new generator 2020-11-29 12:47:52 -07:00
tangxifan d0f9ca718d [HDL] bug fix in wrapper line generator 2020-11-29 12:47:22 -07:00
tangxifan 9f82d9bf54 [HDL] Correct typo in wrapper generator 2020-11-29 12:39:56 -07:00
tangxifan 899018d503 [HDL] Bug fix in wrapper template 2020-11-29 12:38:25 -07:00
tangxifan ea758cd5b1 [HDL] Update wrapper template as most codes can be auto-generated 2020-11-29 12:36:23 -07:00
tangxifan f78a53fd03 [HDL] Add tab to wrapper line generation 2020-11-29 12:35:24 -07:00
tangxifan ebd3053a4e [HDL] bug fix in wrapper generator 2020-11-29 12:31:32 -07:00
tangxifan 0e964534bc [HDL] bug fix in wrapper line generator 2020-11-29 12:01:15 -07:00
tangxifan 9622b44554 [HDL] Bug fix in JSON file syntax 2020-11-29 11:59:56 -07:00
tangxifan 27da78fe29 [HDL] Update wrapper line generator to parse json data 2020-11-29 11:57:34 -07:00
tangxifan 329b6644f3 [Script] Bug fix in creating directories for verification task 2020-11-29 11:02:23 -07:00
Ganesh Gore 20dc203b31 [FPGA1212_v1] Module level results 2020-11-29 11:02:17 -07:00
Ganesh Gore 225feaef3c [FPGA1212_v1] Added top-level pnr screenshots 2020-11-29 10:59:15 -07:00
tangxifan 4ec490645d Merge branch 'master' of https://github.com/LNIS-Projects/skywater-openfpga into xt_dev 2020-11-29 10:35:40 -07:00
tangxifan bc3d839e5b [HDL] Upgrading code generator for wrapper 2020-11-29 10:35:10 -07:00
tangxifan a50dfc09b5
Merge pull request #43 from LNIS-Projects/ganesh_dev 
[FPGA1212_V1] Updated design
 2020-11-29 10:34:29 -07:00
Ganesh Gore 7db7c240e3 [FPGA1212_V1] Updated design + Added buffer on IO_EN net + Tie Off floating module inputs + Complete DRC/Timing closed 2020-11-29 10:24:03 -07:00
tangxifan aac8ddc3ec [HDL] update json to ease parsing 2020-11-28 21:10:46 -07:00
tangxifan 47389a483e [HDL] Add json description for pin assignment v1.0 2020-11-28 20:55:41 -07:00
tangxifan 54eb5b469b [Doc] Fix pin direction typo in I/O resource map 2020-11-28 20:13:05 -07:00
tangxifan aff43bf473 [Doc] Add README to HDL common files 2020-11-28 17:37:36 -07:00
Laboratory for Nano Integrated Systems (LNIS) 90f4e3fa70
Merge pull request #42 from LNIS-Projects/xt_dev 
Push-button Modelsim Verification for Specific FPGA fabric
 2020-11-28 16:44:21 -07:00