mirror of https://github.com/lnis-uofu/SOFA.git
[Testbench] Add include netlists for wrapper testbenches
This commit is contained in:
parent
0ccc18d848
commit
0bf5a400e8
BIN
TESTBENCH/k4_N8_caravel_io_FPGA_12x12_fdhd_cc/postpnr/verilog_testbench/and2_latch_post_pnr_wrapper_include_netlists.v (Stored with Git LFS)
Normal file
BIN
TESTBENCH/k4_N8_caravel_io_FPGA_12x12_fdhd_cc/postpnr/verilog_testbench/and2_latch_post_pnr_wrapper_include_netlists.v (Stored with Git LFS)
Normal file
Binary file not shown.
BIN
TESTBENCH/k4_N8_caravel_io_FPGA_12x12_fdhd_cc/postpnr/verilog_testbench/and2_or2_post_pnr_wrapper_include_netlists.v (Stored with Git LFS)
Normal file
BIN
TESTBENCH/k4_N8_caravel_io_FPGA_12x12_fdhd_cc/postpnr/verilog_testbench/and2_or2_post_pnr_wrapper_include_netlists.v (Stored with Git LFS)
Normal file
Binary file not shown.
BIN
TESTBENCH/k4_N8_caravel_io_FPGA_12x12_fdhd_cc/postpnr/verilog_testbench/routing_test_post_pnr_wrapper_include_netlists.v (Stored with Git LFS)
Normal file
BIN
TESTBENCH/k4_N8_caravel_io_FPGA_12x12_fdhd_cc/postpnr/verilog_testbench/routing_test_post_pnr_wrapper_include_netlists.v (Stored with Git LFS)
Normal file
Binary file not shown.
Loading…
Reference in New Issue